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Focus on this work is scheduling of multi-stage multi-product batch plants with 
parallel units. The work is divided into four parts. First, we address scheduling 
production optimally in multi-stage multi-product plants with identical parallel units. 
We construct and compare several novel MILP formulations for the latter. In contrast 
to the existing work, we increase solution efficiency by considering each stage as a 
block of multiple identical units, thereby eliminating numerous binary variables for 
assigning batches to specific units. Interestingly, a novel formulation using an adjacent 
pair-wise sequencing approach proves superior to slot-based formulations. 
Furthermore, we develop heuristic variations of our proposed formulations to address 
moderate-size problems. A novel heuristic strategy inspired from list scheduling 
algorithms seems to be the most efficient and scales well with problem size. 
The second part of this work addresses the scheduling of multi-stage multi-
product plants with non-identical parallel units. We construct, analyze, and rigorously 
compare a variety of novel mixed-integer linear programming formulations, a variety 
of slot arrangements and sequence-modeling techniques, 4-index and 3-index binary 
variables, etc. While two of our 4-index models are an order of magnitude faster than 
existing models on twenty two test problems of varying sizes, we find that no single 
model performs consistently the best for all problems. We also develop several 
heuristic models based on our formulations and find that even a heuristic based on an 
inferior model can surpass others based on superior models. 
The third part considers the scheduling of multi-stage batch plants with parallel 
units and unlimited and zero-wait inter-stage policies. We develop and evaluate several 
   vii
        Summary 
 
different mixed-integer linear programming formulations for these problems. As the 
best approach for handling identical parallel units seems to be sequence-based and for 
non-identical units seems to be slot-based, we employ judicious mixes of these 
approaches to address real plants with mixes of stages with identical and non-identical 
units. Our models also allow mixes of unlimited and zero inter-stage wait policies and 
scheduling objectives of makespan, tardiness, earliness, and weighted just-in-time. The 
weighted just-in-time scheduling seems to be more difficult than even the makespan 
scheduling, and more importantly, a modeling approach that does well for the former 
does not necessarily suit the latter. 
Finally, we consider resource-constrained scheduling of multi-stage multi-
product batch plants with parallel units in the fourth part of this work. We propose a 
novel time representation and construct a series of novel mixed-integer linear 
programming formulations for plants with parallel units under different intermediate 
storage configurations (UIS/UW, NIS/UW, and NIS/ZW). Within these formulations, 
we consider renewable resource constraints in plant-wide and within a single stage 
respectively. Additionally, we also propose two novel strategies for estimating 
minimum numbers of slots in these slot-based formulations. Several examples are 
solved and their results show that our models are able to find good solutions and even 
optimal solutions with reasonable CPU time. 
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Iis  set of batches that can follow batch i directly on stage s 
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Chapter 1. Introduction 
CHAPTER 1 
INTRODUCTION 
Due to the increased cost of energy and increasingly stringent environmental 
regulations, the chemical industry has been changing significantly during the past two 
decades. The industry is modifying both design procedures and operating conditions to 
reduce operation costs. It has been a common belief that improving efficiency and 
increasing profitability of existing plants will be the main focus in the near future 
instead of plant expansion. Optimization, one of the most important engineering tools, 
can be used in such activities. Because of the substantial increase in the power of 
modern computers, it seems possible to deal with larger size and more complex 
problems in the chemical industry by using optimization techniques.  
1.1 Chemical Processes 
The industrial chemical processes involve a great deal of features. In terms of the 
modes of production, chemical plants can be classified into continuous plans and non-
continuous plants. Products in continuous plants are often fewer, but larger amounts. 
There is a continuous stream of input and output with no clearly defined start or end 
time. On the other hand, non-continuous (batch and semi-continuous) plants produce 
many products with steady or growing markets, e.g. pharmaceuticals, electronic 
materials, specialty polymers. Non-continuous operations are especially suitable for 
situations where small amounts of complex, high-value-added chemicals are produced 
or a large number of products are made using similar production paths. For batch 
processes, production takes place in batches. Batch processes are especially suitable 
1 
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for the synthesis of specialty chemicals and other high-value added products. A 
product will be processed for a short duration. After this process has finished, another 
order will be assigned to this released equipment. For semi-continuous processes, 
products are processed continuously, with transitions between productions when there 
is a need to switch from one production to another. Actually, semi-continuous 
processes are particularly common in the polymer industry where product grade 
changes are common.  
Scheduling in batch chemical plants can roughly be divided into flow-shop 
plants, job-shop or open-shop plants. A number of products are processed continuously 
in a sequence of single product campaigns in multi-product plants (flow-shop plants). 
Each product has only one route through the plant. By comparison, the processing 
network structure is not fixed and the same product may follow different routes at 
different times through the multipurpose plants (job-shop plants, Figure 1.1a). 
Production occurs in campaigns where each campaign involves one or more 
production lines, each production line containing out-of phase groups in a stage, 
multiple in-phase units in a group and intermediate storage. Job-shop plants are 




Figure 1.1a Schematic of a multipurpose process 
For flow-shop plants, there are three different configurations based on the plant 
2 
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structure (stages and units). They are serial multi-stage (single unit in each stage) 
plants (Figure 1.1b), single stage plants with parallel units (Figure 1.1c), and multi-
stage plants with parallel units (Figure 1.1d). 
J1 J2 J3 JM
 Stage 2 Stage 31




Figure 1.1c Schematic of a single stage process with paralle
                                            
Figure 1.1d Schematic of a multi-stage multi-product batch process
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According to Figure 1.1d, we can see that intermediate storages exist between 
two consecutive stages in the processes. Several intermediate storage classes and 
policies could exist between successive stages. While the former refers to the numbers 
of batches that can be stored temporarily between successive stages, the latter refers to 
the duration for which the processing unit or intermediate storage can hold a batch. 
Modifying the literature terminology (Reklaitis, 1989) slightly, we define the various 
storage classes as unlimited (UIS), limited (LIS or referred to as FIS in the previous 
literature), and no intermediate storage (NIS). Similarly, we define the various policies 
as unlimited (UW), limited (LW), and no wait (NW). In general, different intermediate 
storage configurations require different formulations for a specific scheduling problem.  
The main attraction of batch plants is their inherent flexibility in utilizing the 
various resources available for the manufacture of relatively small amounts of many 
batches with different products within the same production facility. Since sharing of 
resources (time, equipment, manpower, utilities, raw materials, etc.) to manufacture 
multiple products is the principal feature of batch plants, the need for optimization 
invariably arises both in the design and the operation of such plants. Sophisticated 
planning and scheduling tools are needed to allow the utilization of resources in a way 
that takes full advantage of the flexibility of these plants. But what is planning? What 
is scheduling? 
 and Scheduling 
 in a wide range of economic activities. Planning 
and scheduling are a part of company-wide logistics and supply chain management. 
They often involve accomplishing many tasks that tie up various resources for periods 
of times. Planning decides how much amount of products to be produced in the plant 
1.2 Planning
Planning and scheduling are required
4 
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and how long units should run the operation to get desired products. Planning horizon 
typically spans a period for which the complete demand information is available. 
Planning models using a relative coarse discretization of time, e.g., a year, quarters, 
months, or weeks are usually accurate. Mathematical programming techniques using 
LP, MILP, and MINLP are often appropriate and successful for problems with a clear 
quantitative objective function or quantitative multi-criteria objectives.  
Scheduling is a kind of short-term planning and its focus on time is more 
detailed
1.3 Need for Scheduling 
The need for scheduling neither arises from the nature of the processing operations i.e. 
 which ranges from weeks to months. The short-term operational aspects of 
operating a set of chemical reactors, food production machines or distillation columns 
in a refinery are of primary interest. It is a methodology that determines the order in 
which products are to be processed in each of the units so as to optimize system’s 
performance criterion. In other words, scheduling is done to make decisions 
dynamically about matching activities and resources in order to finish products and 
projects that require these activities in a timely and high-quality fashion while 
simultaneously meeting the desired economic criterion. The basic scheduling decisions 
that are to be made include sequencing of products on units, releasing of units and 
orders, and exact timings of activities. The objectives of scheduling include the 
optimal use of resources, minimal makespan, minimal operating cost or maximum 
profit. 
continuous, semi-continuous, or batch nor is determined by the properties of the 
processed materials. But the need arises from running of plants that requires assigning 
resources and tasks in chemical processes. Current scheduling practices involve the 
5 
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usage of manual, tedious, and error-prone spreadsheet tools that result in ad hoc 
procedures. Moreover, the scheduling is done by dedicated staff whose decisions may 
be limited only to human imagination with the possibility of eluding the optimum. This 
results in lower utilization of available resources and the productivity suffers. 
Some plants may use dozens of equipments to produce different types or grades 
of prod
1.4 Scheduling in Batch Plants 
Scheduling batch plants is very difficult and challenging due to the flexibility of such 
re produced 
2. ifferent times and their due dates are usually tight. 
ipment is 
4. quipment is functionally versatile. 
ucts. This leads to a myriad of ways in which a plant can be operated, and 
finding the best operating plan and schedule becomes a challenge. Adding the 
dimension of time to the above, one has complex combinatorial problems that are 
impossible to solve optimally using manual spreadsheets that are widely used by the 
industry personnel. Clearly, an enormous potential exists for improving the 
productivity and profitability of chemical plants by means of systematic, computer-
aided, decision support tools that use advanced optimization methods. The large 
variety of such plants with diverse requirements, features and uncertainties has fueled 
extensive optimization research during the past two decades. 
plants. Certain salient characteristics of these plants need to be carefully observed and 
incorporated in scheduling decisions. These characteristics are as follows: 
1. A variety of products are produced in batches and several batches a
simultaneously. 
Orders arrive at d




Chapter 1. Introduction 
5. Decisions about various manufacturing resources are required to be coordinated 
6. , intermediate storage 
7.  utility) are shared by some 




dology for scheduling encompasses mainly two approaches. 
These t
in order to exploit the flexible nature of the batch plants. 
Plant configurations, identical/non-identical parallel units
configurations, release times and due dates of orders, and ready times of units 
play an important role in scheduling these plants. 
During the production processes, resources (i.e.
equipment and some of them are limited. 
Scheduling, in general, involves (a) decid
hing suitable objective(s), (c) modeling the characteristics of the plant structure, 
and (d) employing a suitable solution methodology for the resulting formulation. 
The scheduling horizon, in general, is in the range of 4 to 8 weeks an
ation on demands of various products decides the horizon. The various 
scheduling objectives can be classified into two broad categories: (i) product related 
objectives – tardiness, makespan, flowtime, earliness, JIT, productivity and costs; and 
(ii) resource related objectives – utilization, idle time and costs. Quite often, 
scheduling decisions are made with more than one objective. But we should select the 
objective(s) in such a way that it truly reflects the performance of the system or plant. 
Hence, a mathematical model for scheduling consists of accurate constraints regarding 
assigning products to units, sequencing products on units and among stage, resource 
allocations and objective. 
The solution metho
wo methods have been used extensively to solve scheduling problems arising in 
batch chemical plants.  One approach is mathematical programming and the other one 
is heuristic approach. Both approaches have their own advantages and disadvantages. 
The mathematical programming approach results in either Nonlinear Programming 
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(NLP) or Mixed Integer Linear Programming (MILP) or Mixed Integer Nonlinear 
Programming (MINLP) formulations. MILP approach is a popular approach for 
solving scheduling problems as it guarantees global optimal solutions. But 
mathematical models require advance computers and also, as the problem size and 
complexity increase, most mathematical formulations fail to give optimal solutions in 
reasonable amount of time. On the other hand, meta-heuristic or local search methods 
(i.e. genetic algorithm (GA), tabu search (TS), simulated annealing (SA) etc.) and 
MILP-based heuristic methods (i.e. first come first served (FCFS), earliest due date 
(EDD), shortest processing time (SPT), longest processing time (LPT), earliest release 
date (ERD), etc.)  are computationally less expensive than mathematical programming 
but most of the time they give suboptimal solutions. Furthermore, the ability of most 
heuristic algorithms to give good suboptimal solutions deteriorates rapidly with 
increased problem size. 
1.5 Research Objective 
This work focuses on scheduling of multi-stage multi-product batch plants with 
parallel units. The objectives of this work are to (1) formulate models that are able to 
work well for special problems (i.e. identical parallel units). (2) develop models that 
address and incorporate more realistic aspects of real-life chemical processes which 
have been given little focus by previous papers in this area (i.e. no-inter storage, 
resource constraints, and hybrid plants); (3) improve on existing formulations that are 
presented by other papers, with models that are superior in terms of computational 
efficiency; (4) develop heuristic methods to deal with larger problems. 
8 
Chapter 1. Introduction 
1.6 Outline of the Thesis 
This thesis has eight chapters. Chapter 2 provides a detailed literature review. Chapter 
3 describes the scheduling problem that is addressed in this work. In Chapter 4, we 
study the scheduling of multi-stage multi-product batch plants with identical parallel 
units. We develop several new MILP formulations based on both slot-based and 
sequence-based time representations. Then, we use several carefully simulated test 
problems of varying sizes to extensively compare and evaluate these and the existing 
models for non-identical parallel units. Finally, we develop three heuristic methods 
based on our best formulations and some formulations to solve larger problems. 
Chapter 5 addresses the scheduling of multi-stage multi-product batch plants 
with non-identical parallel units. We construct, analyze, and rigorously compare a 
variety of novel mixed-integer linear programming formulations, a variety of slot 
arrangements and sequence-modeling techniques, 4-index and 3-index binary variables, 
etc. Then, we evaluate them rigorously using about twenty two examples along with 
two models in the literature. Finally, we develop several heuristic models based on 
some of our best models and evaluate their performance for larger problems. 
In Chapter 6, we consider the scheduling of multi-stage batch plants with 
parallel units and no inter-stage storage. We devise several continuous-time, slot-based 
and sequence-based MILP formulations for scheduling multi-stage, multi-product 
batch plants with parallel units and no inter-stage storage. First, we consider the case 
of identical parallel units; then that of non-identical parallel units. Later, we extend our 
models to other practical scheduling objectives such as Just-in-Time (JIT). Finally, we 
extend these formulations to a variety of process configurations with mixes of ZW and 
UW policies, NIS and UIS configurations, and stages with identical and non-identical 
parallel units. 
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In Chapter 7, we propose a novel time representation and construct a series of 
novel mixed-integer linear programming formulations for plants with parallel units 
under different intermediate storage configurations (UIS/UW, NIS/UW, and NIS/ZW). 
Within these formulations, we consider renewable resource constraints in plant-wide 
and within a single stage respectively. Additionally, two methods to calculate slot 
numbers are proposed. Then, we apply our models to several examples. 
Finally, we end with conclusions and recommendations for future study in 
Chapter 8. 
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CHAPTER 2 
LITERATURE REVIEW 
Multi-stage, multi-product batch plants with parallel units in one or more stages 
abound in the batch chemical industry. In such plants, scheduling of operations is an 
essential, critical, and routine activity to improve equipment utilization, enhance on-
time customer delivery, reduce setups and waste, and reduce inventory costs. However, 
even in this age of computers, many plants use dedicated human schedulers who rely 
on manual methods and fit-for-purpose spreadsheet tools to do operations scheduling. 
Due to the many alternate ways in which one can assign production to various units, 
the task of optimal scheduling is formidable and manually impossible. While most 
research on batch process scheduling has focused on serial multi-product batch plants 
or single-stage non-continuous plants, scheduling of multi-stage, multi-product batch 
plants has received limited attention in the literature in spite of the industrial 
significance of these plants. This is mainly because of its tremendous combinatorial 
complexity that demands batch sequencing and assignment at each unit. Furthermore, 
the scheduling problem becomes even tougher to solve if resource constraints are 
considered additionally. However, resource constraints (i.e. utility consumption) exist 
in real industrial process and most work in the literature ignores them by merely 
assuming no resource constraints except equipment units. The reason behind this is 
that problems become very complicated and hard to solve when resource constraints 
are considered.  
In the last two decades, many papers have appeared in the area of planning and 
scheduling of batch plants. Extensive reviews are given by Reklaitis (1991) and 
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Reklatis (1992). Applequist, Samikoglu, Pekny and Reklaitis (1997) reviewed the 
basic terminology associated with process scheduling and planning, the technical 
issues about their formulations and solutions and the corresponding software. Pinto 
and Grossmann (1998) reviewed assignment and sequencing models about the 
scheduling of process operations with mathematical programming techniques. They 
classified these models into two categories: single-unit assignment models and 
multiple-unit assignment models. They presented a summary of the computational 
experience and the strengths and limitations of the scheduling models in the literature.  
Shah (1998) reviewed the techniques for optimizing production schedules at individual 
production sites and the recent research in single- and multisite planning. He also 
discussed the work for tackling uncertainty in scheduling and planning and presented 
the future challenges in planning and scheduling. Kallrath (2002) reviewed the state-
of-the-art of planning and scheduling problems in the chemical process industry. He 
described the planning problems and scheduling problems and their corresponding 
methodologies. Finally, he also presented future challenges for planning and 
scheduling. Recently, Floudas and Lin (2004) and Floudas and Lin (2005) summarized 
the existing approaches for the scheduling of multi-product/multi-purpose batch and 
continuous processes. They classified existing work based on the time representation, 
which consists of discrete time representation and continuous time representation, and 
presented their strengths and limitations. Additionally, they also discussed the work for 
incorporating scheduling at the design stage and scheduling under uncertainty. This 
year, Mendez et al. (2006) reviewed the work for the scheduling problems of batch 
processes and the corresponding optimization models including discrete and 
continuous time models. They gave a comparison of the effectiveness and efficiency of 
these models based on two examples from the literature. Finally, they listed available 
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academic and commercial software for the scheduling of batch plants. In the following 
section, we first discuss the base (time representation) for the construction of 
mathematical models. 
2.1 Time Representation in Mathematical Models 
Clearly, time representation is very important while developing mathematical models 
for scheduling in chemical plants. This is because the overall profile of resource 
utilization is discontinuous. The model has to track such discontinuities within the 
scheduling horizon, i.e. the profile is compared with resource availabilities to ensure 
feasibilities. Discrete-time representation and continuous-time representation are the 
two existing approaches for representing time in mathematical formulations to deal 
with such complexities. 
Discrete-time representation was used by researchers (Kondili et al., 1993; 
Shah et al., 1993) vastly. In discrete-time representation, the scheduling horizon is 
divided into a number of intervals of equal duration. Events of any type such as the 
start or end of processing individual batches of individual tasks, changes in the 
availability of processing equipment and other resources, etc. are only allowed at the 
interval boundaries. Simply, all the tasks must begin and end at the boundary of an 
interval. The main advantage of this type of representation is that it facilitates the 
formulation by providing a reference grid against which all operations competing for 
shared resources are positioned. Figure 2.1 shows the schematic diagram of discrete-
time representation. 
The discrete-time representation is used usually when the processing times of 
products on units are constant and, furthermore, the duration of intervals must be equal 
to the highest common factor of the processing times involved. The assumption of 
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constant processing times is not always realistic, and the length of the intervals might 
be so small that it either leads to a prohibitive number of intervals, rendering the 
resulting model unsolvable, or else requires approximations that might compromise the 
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Figure 2.1 Schematic diagram of discrete-time representation 
In discrete-time representation, there is a binary variable associated with each 
interval which indicates whether or not that task is started at the beginning of that 
interval. Thus start/end time is considered as a discrete variable which can attain the 
values at the beginning of each interval. So the main difficulty with this representation 
is that in order to represent a process accurately, we may need to develop a model with 
a very large number of binary variables. To decrease the number of binary variables, 
rounding of event times and duration is commonly used. The drawback of rounding is 
that it is difficult to use such a schedule for process control without ad hoc adjustments 
because the process control logic requires precise execution times. Furthermore, 
rounding up can produce infeasible or loose schedules while rounding down can 
produce infeasible schedules. Another inherent difficulty of discrete-time 
representation arises in representing continuous processes. A continuous process may 
start and end somewhere within an equal size interval, not on the interval boundaries. 
These two limitations are removed by the continuous-time representation. The 
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continuous-time representation accounts for variable processing times and is more 
realistic than the discrete-time representation. It also requires significantly fewer time 
intervals and hence leads to smaller problems. 
2.1.1 Sequence-based Time Representation 
Most of the researchers, generally, have developed continuous-time formulations using 
any one of the following three approaches. They are sequence-based method, slot-
based method and event-based method. As the name suggests, sequence-based method 
is based on the sequence of products that are processed on units. In this, researchers 
(Cerda et al., 1997; Mendez et al., 2000; Hui et al., 2001; Gupta and Karimi, 2003) 
assign binary variables for sequencing one product after another for processing those 
products on units. Although mathematical formulations based on sequence-based often 
involve fewer binary variables, they are, so far, not free of big-M that affects solution 
times drastically. 
2.1.2 Slot-based Time Representation 
The second one, slot-based method is quite effective in developing models based on 
variable-length time slots (Pinto and Grossmann 1995; Lamba and Karimi, 2002a,b; 
Lim and Karimi, 2003a; Sundaramoorthy and Karimi, 2005). Binary variables are 
necessary to decide which product should occupy which unit in which slot. There are 
two ways to represent time in slot-based models. They are synchronous and 
asynchronous. In both, the time slots need not be identical but each time slot is equal in 
length for all units in synchronous time representation whereas in asynchronous, the 
length of a slot on a unit need not be the same as on other units. Figure 2.2 and Figure 
2.3 represent synchronous time representation. 
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Figure 2.4 Slot design in model M1 
 
Figure 2.5 Slot design in model M2 
Figure 2.4 and Figure 2.5 represent model M1 and model M2 respectively. 
Model M1 and Model M2 differ in the design of time slots and how they are assigned 
to periods. In M1, slots are of arbitrary lengths and independent of periods. A slot is 
not confined to be within one or more periods. It may cover one or more periods and 
can even extend beyond the scheduling horizon. In M2, each time period is divided 
into a fixed number of slots a priori. Thus, a slot is confined to be within a single 
period and its length cannot exceed the length of its period. Note that asynchronous 
time representation almost always needs fewer time slots than synchronous time 
representation. 
For the scheduling of multi-stage multi-product plants with parallel units, we 
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process-slots. The definitions of them in detail will be given in the following sections. 
Additionally, the slot-based model requires the initial guess of the number of slots. 
Improper use of slot numbers may lead to sub-optimal solutions or may overestimate 
the number of slots required and hence may increase the number of binary variables. In 
our work, we will develop several methods to estimate the number of slots for slot-
based models. 
2.1.3 Event-based Time Representation 
Ierapetritou and Floudas (1998) introduced event-based formulations. The event-based 
time representation is purely asynchronous. The basic idea of their work is that event 
points are used. They decoupled task events from unit events. This was achieved by 
the consideration of different binary variables to represent the task events and unit 
events. Maravelias and Grossmann (2003) also implemented the concept of decoupling 
for short term scheduling of multipurpose batch plants. But the concept of decoupling 
was questioned by Sundaramoorthy and Karimi (2005). In the event-based 
formulations too, we have to guess the number of event points a priori. 
With this detailed description about time representation, the past work in the 
area of scheduling in chemical plants will be discussed in the next section. We first 
discuss past work for multi-product problems and then that for multipurpose problems. 
2.2 Multi-product Plants 
Kuriyan and Reklaitis (1984) termed multi-stage, multi-product batch plants with 
identical parallel units as network flowshops and presented several heuristic algorithms 
for scheduling a set of batches for minimum makespan. They included setups in 
processing times, assumed no resource constraints, examined several variations of list-
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scheduling and multi-fit strategies, and produced numerical results using many 
simulated test problems. After this work, a few continuous-time MILP formulations 
have appeared in the literature for this challenging short-term scheduling problem. 
Chen and Strusevich (1992) and Dessouky et al. (1997) developed heuristic 
list-scheduling algorithms for obtaining minimum-makepsan schedules in a multi-stage 
open shop with identical parallel units, where the stages are not ordered in a fixed 
sequence. In other words, their algorithms are not suitable for jobs with a single, fixed 
sequence of operations.  Recently, Soewandi and Elmaghraby (2001) presented two 
heuristic approaches (Shop-partitioning and Auxiliary process-based) for sequencing 
simultaneously available jobs in a three-stage process with a fixed stage sequence and 
identical parallel machines. They could derive the worse-case performance bound for 
the first approach, but not for the second. Additionally, they derived several lower 
bounds for the problem. 
Cerda et al. (1997) introduced a sequence-based MILP formulation for the 
scheduling of single-stage multi-product batch plants with parallel units. They defined 
three-index binary variable (order, order, and unit) to represent one order takes place in 
the unit just before another order. Their objectives were minimizing the total tardiness, 
makespan, and number of tardy jobs. Finally, they applied several heuristic methods to 
deal with larger problems (15 orders and 20 orders).  
Mendez et al. (2000) developed a sequence-based MILP formulation for the 
scheduling of single-stage multi-product batch plants with non-identical parallel units. 
Compared with Cerda et al. (1997), they decomposed the three-index binary variable 
into two two-index binary variables (one for assigning batches to units and one for 
denoting that an order has been scheduled right after another order in some unit). 
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Furthermore, they also proposed an MILP formulation to convert product orders into 
batches optimally before solving the scheduling formulation.  
Mendez and Cerda (2002) proposed a sequence-based MILP formulation for 
the scheduling of multi-product continuous processes with limited intermediate storage 
capacity. The sequencing binary variable (campaign, campaign) denoted that a 
campaign is assign to a unit before another campaign assigned to that unit. Finally, 
they used two cases to show that their model performs better than the other models 
(Schilling and Pantelides, 1996; Ierapetritou and Floudas, 1998; Zhang and Sargent, 
1998). 
Mokotoff (2001) presented a survey on single-stage Parallel Machine 
Scheduling (PMS) problems. He surveyed different types of problems and 
corresponding enumerative and/or approximate algorithms. He concluded that efficient 
exact algorithms were unavailable due to problem complexity, which involved both 
sequencing and resource allocation. Although heuristic algorithms exist to solve 
realistic problems with good results, polynomial-time approximation algorithms that 
guarantee near-optimal solutions are not known. 
One of the important features in these problems is the intermediate storage 
configurations. In the following part, we classify the past work according to the 
intermediate storage configuration. 
2.2.1 UIS/UW configuration 
Most work in the literature involves multi-product problems with UIS/UW 
intermediate storage configuration. 
Ku and Karimi (1988) presented a slot-based MILP formulation for scheduling 
N products on an M-stage serial processing system with single unit per stage. They 
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allowed arbitrary intermediate storage policies as mixes of unlimited intermediate 
storage (UIS), finite intermediate storage (FIS), and no intermediate storage (NIS) and 
sought schedules with minimum makespans. To solve larger problems, they developed 
a heuristic strategy of assigning products to their local neighborhoods in a given initial 
sequence. Kuriyan and Reklaitis (1989) defined the network flowshop problem and 
reviewed the associated literature. Later, they developed a two-step decomposition 
heuristic method. They decomposed the problem into two components: sequence 
generation and sequence evaluation. They employed local-search procedures, a “best-
fit” heuristic and a “bottleneck-sequencing” approach for the subproblem of sequence 
generation and a simple list-scheduling strategy for the subproblem of sequence 
evaluation. Finally, they concluded that the local-search procedures were more suitable 
for the sequence generation subproblem. 
Pinto and Grossmann (1995) presented a continuous-time formulation for 
sequence-independent set-ups and no resource constraints. They used asynchronous 
time-slots on parallel time axes for units and tasks. To assign orders to these slots, they 
used tetra-index binary variables, i.e. (order in a slot of a unit at a stage). This 
obviously required a large number of binary variables. In addition, their formulation 
required one to pre-postulate a number of slots for each stage, which, as we see later, is 
crucial in determining the number of binary variables and solution optimality. They 
used minimum earliness as the scheduling objective.  
Later, Hui and Gupta (2000) and Hui et al. (2000) presented a formulation with 
tri-index (order, order, stage) instead of tetra-index binary variables. They used direct 
(adjacent) pair-wise sequencing of batches at each stage instead of slots. While they 
could deal with sequence-dependent set-up times, they could not solve problems with 
six or more orders to optimality.  
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Gupta and Karimi (2003) developed several improved MILP formulations 
using the same sequencing approach considering sequence-dependent and unit-
dependent setup time, initial plant state, and order/unit release times. Compared to 
previous work (Hui and Gupta; 2000 and Hui et al.,; 2000), their formulations used 
fewer binary variables and constraints, and solved faster. In some cases, they even 
gave better objective values. Finally, they highlighted the impact of M in big-M 
constraints on solution times. 
Recently, Castro and Grossmann (2005) developed a continuous-time mixed-
integer linear program model with multiple time-grids for short-term scheduling in 
these plants. They considered three minimization objectives (total cost, total earliness, 
and makespan) and compared their approach with other approaches in the literature. 
Although their model used the same 4-index binary variables as those of Pinto and 
Grossmann (1995), they argued that their model required fewer slots and hence was 
tighter and faster than the earlier model. 
2.2.2 NIS/UW and NIS/ZW configurations 
Inter-stage storage in such plants offers several advantages such as to mitigate 
parameter variations, increase plant availability, and provide flexibility so that the 
productivity of the whole process and the efficiency of process operations is increased 
(Odi and Karimi, 1988, 1990). However, it is often preferable to avoid inter-stage 
storage due to concerns such as contamination, cleaning, and waste. 
Jung et al. (1994) developed a slot-based MILP formulation for serial, multi-
unit, multi-product NIS/ZW plants with zero transfer times and zero sequence-
dependent setup times. For the case where these times are nonzero, they developed a 
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MINLP formulation. Their numerical evaluation showed their models to work well for 
problems with 4-8 batches and four units.  
Kim et al. (1996) extended these models to present several MINLP 
formulations for scheduling serial, multi-unit, multi-product plants with various inter-
stage storage configurations (UIS/UW, NIS/UW, FIS/UW, NIS/ZW, and MIS/MW). 
In addition to nonzero transfer and nonzero sequence-dependent setup times on 
processing units, they also considered sequence-dependent setup times for storage 
units. Using a 4-batch, 4-unit problem and an 8-batch 4-unit problem, they showed that 
optimal solutions were found within reasonable computational times. 
Moon et al. (1996) presented a sequence-based MILP model for multi-product 
batch plants with NIS/ZW policy and nonzero transfer and nonzero sequence-
dependent setup times. To minimize the makespan, they first selected suitable head 
and tail batches for a sequence and then decided the remaining batches by minimizing 
the idle times between batches. Their model used fewer binary variables and 
constraints, and was faster than previous work.  
Later, Ha et al. (2000) developed another sequence-based MILP model for a 
special serial, multi-unit, multi-product problem. Their process configuration involved 
three blocks of units. The first and third unit blocks used NIS/UW, while the second 
block involved NIS/ZW. While no storage existed within these three blocks, there was 
storage between consecutive blocks. They considered not only the batch transfer times 
and sequence-dependent setup times, but also the batch storage times in tanks and 
limited tanks for various batches. They presented two modified models to deal with the 
adding and locating storage tanks within the process blocks to obtain better makespan. 
Finally, they evaluated their models with several small size problems. 
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Lee et al. (2002) presented a list-based threshold-accepting (LBTA) algorithm 
for scheduling of serial, multi-unit, multi-product NIS/ZW batch plants. They 
compared their algorithm with other MILP and MINLP models in the literature, and 
also with a simulated annealing (SA) algorithm. Their algorithm worked well on small 
and moderate-size problems and performed better than SA for large-size problems. 
2.3 Multipurpose Plants 
Although formulations based on discrete time representation are often tighter and 
easier to construct, they involve large numbers of binary variables. This makes those 
formulations hard to solve. Hence, researchers use continuous time representation 
instead of discrete time representation in their work recently. The work for 
multipurpose problems shows this trend clearly as follows. 
Kondili et al. (1993) presented a MILP formulation based on discrete time 
representation for short-term scheduling problems in multi-product/multipurpose batch 
chemical plants. They called their representation as state-task network which could 
represent sharing of raw materials and intermediates, batch splitting and mixing. In 
their formulation, they considered temporary unavailability of equipment, limited 
availability of utilities and manpower, sequence-dependent cleaning, frequency-
dependent cleaning. However, their model involved huge numbers of binary variables 
and was difficult to solve even for small problems. To improve the model performance 
and deal with larger problems, Shah et al. (1993) presented several techniques, such as 
reformulation of allocation constraints to obtain tighter model, reduction of linear 
programming relaxation to reduce lower solution costs per LP, and description of a 
solution analysis procedure to maximize the integrality of relaxed solutions obtained 
during the branch-and-bound process. They used a multipurpose problem to illustrate 
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the applicability of their method. However, all these techniques were not able to 
change the original model fundamentally and still huge numbers of binary variables 
were involved. 
Mockus and Reklaitis (1997) presented a non-uniform discrete time 
formulation for short-term scheduling problems in multi-product/multipurpose batch 
chemical plants. Unlike uniform discrete time formulation, binary variables were 
independent of the precise values of the processing time and other time dependent 
problem data and did not rely on the choice of time discretization quantum. However, 
their model was a mixed integer nonlinear program. Later, they simplified the model to 
a mixed integer bilinear program in which the only nonlinearity involved is in the 
objective function. Finally, they compared their model with a uniform time 
discretization formulation. 
Castro et al. (2001) presented a continuous-time MILP formulation for 
scheduling of multipurpose problems based on the resource-task network (RTN) 
representation. The time grid in their formulation was common for all resources. With 
several examples, they showed that their formulation had fewer binary variables and 
was faster than other RTN formulations. They also showed that the formulation of 
Ierapetritou and Floudas (1998) was not accurate though this formulation involved 
smaller mathematical problems and used less CPU times than their own formulation. 
Lee et al. (2001) proposed a non-uniform discrete time MINLP formulation for 
short-term scheduling of batch and continuous processes. Using several examples, they 
showed that their linearized model involved fewer binary variables than other work 
(uniform discrete time, other non-uniform discrete time, and the work of Castro et al. 
(2001)) and was able to find optimal solutions faster. Finally, they also considered 
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problems with fixed and variable processing times, sequence-dependent setup-times, 
and problems with periodic scheduling. 
Giannelos and Georgiadis (2002) proposed a continuous-time MILP 
formulation for scheduling short-term multipurpose batch processes based on the state-
task network (STN) representation. They used non-uniform time grid and the event 
points in their formulation were synchronous for all tasks in the process. They defined 
buffer times for tasks rather than simply allowing them to remain in process units after 
their processing has been finished as in the work of Castro et al. (2001). Results 
showed their model required fewer numbers of event points and was faster than the 
other work. 
Maravelias and Grossmann (2003) proposed a continuous-time MILP 
formulation for the short-term scheduling of multipurpose batch plants. They 
constructed their model based on state-task network (STN) approach using slot-based 
time representation. They considered many plant features, such as various intermediate 
storage configurations (UIS/UW, FIS/UW, NIS/UW, and NIS/ZW), shared storage, 
sequence-dependent transfer times, batch mixing/splitting, and resource constraints 
beside equipment units. They showed that their model was faster than other STN 
formulations.  
Mendez and Cerda (2003) proposed a sequence-based MILP formulation for 
the scheduling of multipurpose batch processes. Their sequencing binary variable 
denoted that a task of a batch is processed before another task of another batch in the 
same unit. In their model, they also considered different intermediate storage 
configurations. 
Sundaramoorthy and Karimi (2005) presented a slot-based continuous-time 
formulation for short-term scheduling in multipurpose batch plants. Their novel 
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formulation managed to avoid the use of big-M constraints and required fewer binary 
variables. They considered different objectives (profit maximization and makespan 
minimization) and compared their formulation to the formulations of Giannelos and 
Georgiadis (2002) and Maravelias and Grossmann (2003) on several different 
scenarios. Results showed that their formulation had smaller size and was faster than 
the other two. Finally, they evaluated the effects of computing hardware and software 
on the performance of different MILP formulations. 
2.4 Resource Constraints 
Resources in industrial plants can be classified into renewable, non-renewable, and 
doubly-constrained (Slowinski, 1981). For renewable resources, certain quantities of 
resources are occupied when a batch is processed on a specific unit and become 
available to other tasks once this batch leaves this unit, such as units, utilities (i.e. 
steams, electricity, cooling water, etc), manpower, etc. For non-renewable resources, 
certain quantities of resources are consumed from the limited total amount of resources 
when a batch is processed on a specific unit and will never increase until additional 
resources come in from outside, such as raw materials and capital. For double-
constrained resources, their available quantity is fixed on a per period basis and their 
total quantity over a global basis is (such as energy consumption) limited also. In this 
work, we will consider renewable resource constraints because scheduling problems 
are mainly concerned with this type of resources. 
Reklaitis (1992) made an extensive review on the resource-constrained 
scheduling problem. Discrete representation based on a uniform discretization of time 
handles resource constraints in a rather easy way by enforcing them at the discrete time 
points. However, this approach requires many time intervals and an exceptionally large 
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number of integer variables to get a suitable problem representation for industrial 
application (Kondili et al. 1993). 
Tsirukis et al. (1993) addressed the scheduling of multipurpose batch chemical 
plants with resource constraints. They assumed transition time to be negligible 
compared to the production times and presented a general framework for multipurpose 
in-phase and out-of-phase modes of processing. They presented a combinatorial 
MINLP formulation. To solve the problem, they decomposed the problem into an 
upper level campaign formulation subproblem and a lower level equipment/resource 
allocation subproblem. 
Pinto and Grossmann (1997) combined LP-based branch and bound and 
disjunctive programming to deal with the short-term scheduling of resource-
constrained multi-stage flowshop batch plants. A continuous time domain MILP 
representation was proposed for the unconstrained scheduling problem while the 
resource constraints were formulated as disjunctions. To seek the best production 
schedule, only the violated set of resource constraints is generated within a hybrid 
branch and bound enumeration that switches between a 0-1 disjunctive search tree for 
treating both scheduling and resource constraints. However, the resource constraints in 
their examples were the limitation of units that were allowed to process at the same 
time. Additionally, no numerical proof showed that their algorithm guaranteed optimal 
solution. 
Ierapetritou and Floudas (1998) presented a continuous time event-based MILP 
formulation for the short-term scheduling of batch processes. In their time 
representation, they decoupled the task events from the unit events as Maravelias and 
Grossmann (2003) did in their work. Their model considered some resource 
constraints, such as storage capacity for each of the materials and raw material 
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comsumption. They showed that their model was faster than general STN models and 
obtained better solution with comparable computational times than the model of 
Ierapetritou and Floudas (1998).  However, Sundaramoorthy and Karimi (2005) 
proved that their decoupling strategy did not actually lead to the intended reduction in 
binary variables. It seems that guessing the number of event points is unavoidable. 
Furthermore, the MILP formulation constructed by Maravelias and Grossmann (2003) 
considered resource constraints beside equipment units and merely presented that the 
process started from a small value for the number of event point. However, they did 
not provide the method to calculate the proper number of time points. 
Mendez et al. (2001) presented a sequence based MILP model for problems 
with resources short-term scheduling of resource-constrained multi-stage flowshop 
batch processes. They defined an additional four-index binary variable (batch, stage, 
batch, and stage) to represent the relationship of the situations of batch processing 
times. In their model, they used a large number of big-M constraints and relaxed 
equations to guarantee that their logic works. For problems with more batches and 
stages, binary variables, equations, and nonzeros would increase dramatically. 
Additionally, the resource constraints considered by them were discrete renewable 
resource constraints. For a specific batch, the resources required in a stage are fixed 
and are independent of units in that stage, even though these units are non-identical. 
Lamba and Karimi (2002a, b) proposed a MILP formulation employing a 
single set of nonuniform time slots for all parallel semicontinuous production lines 
with a composite objective of minimizing sequence-dependent transition times/costs 
and maximizing productivity. Their model allowed sequence-dependent transition 
times and resource constraints and included the limitations on certain products 
processing simultaneously, common resource consumption, raw material usage, and 
29 
Chapter 2. Literature Review 
upstream/downstream process capacity. They used slots, which were actually slots that 
were identical across all processors, so no additional binary variables were required to 
define the relative position of products in the time horizon. However, total time slots 
(K) have a huge impact on the problem size and hence, difficult to find the solution. 
For larger problems, they developed an efficient two-step decomposition algorithm. 
Their algorithm generated several promising campaign combinations by repeatedly 
solving the base formulation with a few slots, and then composed a good overall 
schedule from these combinations. 
Lim and Karimi (2003) presented four slot-based MILP models for scheduling 
of a single-stage, resource-constrained, multi-product plant with parallel, non-identical, 
semi-continuous processors. Instead of using synchronous slots by Lamba and Karimi 
(2002 a, b), they used asynchronous slots. Their models considered not only various 
features such as sequence dependent transitions, minimum campaign lengths, 
inventory costs, safety stock and backorder penalties but also various kinds of resource 
constraints (raw material consumption, shared resource consumption, limitation of 
units, upstream/downstream process capacity, etc). To deal with resource constraints, 
they used checkpoints at the start of each campaign. Their objective was to minimize 
the total cost. With several examples, they showed that their models used fewer binary 
variables and improved computational efficiency compared to other approach using 
synchronous slots. They also concluded that one of their models with fewer binary 
variables is the best. However, additional binary variables are unavoidable to define 
the checkpoints to deal with resource constraints and this increases the complexity of 
their model. 
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2.5 Meta-Heuristic and MILP-based Heuristic Methods 
Meta-heuristics or local search methods such as simulated annealing (Aarts and Korst, 
1989; Kirkpatrick et al. 1983), genetic algorithms (Goldberg, 1989), and tabu Search 
(Glover, 1990) have been used commonly to solve larger scheduling problems of 
various types of plants. Ku and Karimi (1988, 1991a,b), Ku et al. (1988), and Das, 
Cummings, and LeVan (1990) applied simulated annealing approach to the scheduling 
of serial multi-product batch processes. Tandon et al. (1995) used simulated annealing 
for scheduling single-stage, multi-product process with parallel units with the objective 
of tardiness minimization. Charalambous et al. (2000) proposed a method for multi-
stage problems with parallel units. They divided material demands into sublots and 
scheduled these sublots in a sequence such that all constraints were satisfied. They 
then used simulated annealing to search for the best sublot sequence. Recently, Jin et al. 
(2006) presented a series of global lower bounds for the objective of makespan 
minimization and two heuristic methods (SA-FAM-LRPT and SA-LFM-LRPT) based 
on the idea of sequence-first and allocation-second for multi-stage flowshop 
scheduling problems with identical parallel machines. Specifically, they allocated jobs 
to parallel machines in the same stage for a given job sequence according to first 
available machine (FAM), last free machine (LFM), or longest remaining processing 
time (LRPT) and improved the job sequence by simulated annealing. Nowicki and 
Smutnicki (1998) developed an algorithm based on the tabu search (TS) technique for 
scheduling flowshops with parallel machines (FSPM). Furthermore, they improved the 
local search process to speed up the computation and showed that their method was 
able to deal with 300 jobs and 10 stages with six machines each. Wardono and Fathi 
(2004) developed a tabu search (TS) algorithm for scheduling multi-product multi-
stage process with parallel machines and limited buffer capacities between stages. Lőhl 
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et al. (1998) applied genetic algorithm to a real-world scheduling problem from the 
polymer industry. They found that the quality of solution obtained by the genetic 
algorithm was inferior to that from the mathematical approach. Hop and Nagarur (2004) 
used genetic algorithm to schedule printed circuit boards (PCBs) in a single-stage 
process with non-identical parallel machines. While the meta-heuristics are quite 
simple to apply to a variety of problems and often obtain good quality solutions within 
reasonable times, they often require some ad hoc experimentation in the selection of 
several parameters.  
An alternate approach that has also received limited attention in the literature is 
heuristics that are based on exact MILP formulations. Blömer and Günther (1998) 
presented two MILP-based heuristics, namely layer-by-layer heuristic and time grid-
based heuristic. In the layer-by-layer heuristic, they divided a problem into a number 
of sub-problems and solved them sequentially. In the time grid-based heuristic, they 
reduced the number of time slots on units so that binary variables were reduced also. 
Compared these two heuristic methods and the heuristic method combining both of 
them, they found their time grid-based heuristic method performed best. Pinto and 
Grossmann (1995) and Hui et al. (2000) used some preordering rules such as EDD 
(earliest due date) based on batch due dates and processing times to deal with larger 
problems. 
2.6 Decomposition Methods  
For single stage and multistage multi-product scheduling problems that involve cost 
minimization with due dates, and sequence independent setup times, Harjunkoski and 
Grossmann (2002) presented decomposition techniques which included two strategies. 
They decomposed those problems into assignment and sequencing sub-problems. The 
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first strategy was combining mixed-integer linear programming (MILP) to model the 
assignment part and constraint programming (CP) to model the sequencing part. And 
the second strategy was combining MILP models for both of them. Finally, the integer 
cuts were added to the first MILP to generate new assignment by solving the sub 
problems sequentially. Stronger cuts were used to get better performance. However, 
they concluded that these stronger cuts did not guarantee the optimal solution 
theoretically. Hence, a rigorous and strong cut for the hybrid strategy was still required 
to improve the performance of the sequencing problem or disaggregating the large size 
problems. 
Maravelias (2006) proposed a decomposition method for single- and multi-
stage problems in which he decomposed the original problem into two sub-problems 
(an assignment sub-problem and a sequencing sub-problem). He used a MILP model to 
solve the assignment subproblem to obtain an assignment and a lower bound and used 
mathematical programming for the sequencing subproblem to test the feasibility of that 
assignment and update the upper bound when feasible. He used cuts to eliminate the 
infeasible assignments. The process would terminate when the two bounds converge. 
For multi-stage problems, he used SBP (Shifting Bottleneck Procedure) for the 
sequencing subproblem and obtained “the information that can be used for the 
generation of strong integer cuts”. Later he mentioned “Note that the SBP is a heuristic 
algorithm for the solution of job-shop (sequencing) problems, which means that a 
feasible partial solution of the assignment subproblem may be found infeasible by the 
SBP”. Hence, his method might lead to sub-optimal solutions. 
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2.7 Scope of Research 
As discussed, for the short-term scheduling of multi-stage multi-product batch plants 
with parallel units, most work in the literature was focused on the plants with non-
identical parallel units and the intermediate storage configuration of UIS/UW. Other 
features (i.e. identical-parallel units and other intermediate storage configurations) of 
these problems are rarely touched. Additionally, resource constraints in these plants 
have received limited attention because original problems become tougher to solve 
when resource constraints are considered. Furthermore, as we presented in previous 
section, there are various time representations to model the problem which leads to 
different formulations. However, a systematic evaluation of these methods is required 
so that efficient formulations are found and larger size problems become solvable with 
existing computational platforms.  
Hence, the first part of this work focuses on the development of mathematical 
models using slot-based and sequence-based time representations for the scheduling of 
multi-stage multi-product plants with identical parallel units and UIS/UW. We also 
develop several MILP-basic heuristic methods based on the best performance models 
to deal with larger problems.  
In the second part of this work, we focus on the scheduling of production 
optimally in multi-stage multi-product plants with non-identical parallel units. We 
construct, analyze, and rigorously compare a variety of novel mixed-integer linear 
programming formulations, a variety of slot arrangements and sequence-modeling 
techniques, 4-index and 3-index binary variables, etc. Again, we also develop several 
heuristic models based on our formulations to deal with larger problems. 
Most work in the literature for multi-stage multi-product problems assumed the 
intermediate storage configuration of UIS/UW. We focus on the scheduling of plants 
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with no inter-stage storage and mixed wait configurations in the third part of this work. 
Models for different intermediate storage configurations (NIS/UW and NIS/ZW), 
different plant structures (identical/non-identical parallel units), and different objective 
functions (makespan minimization / Just-in-Time) are discussed respectively. 
Furthermore, we have also constructed a model based on our best performance models 
for a hybrid plant which consists of different intermediate storage configurations and 
different plant structures. 
Finally, we focus on developing several MILP formulations for scheduling of 
multi-stage multi-product problems with the renewable resource constraints based on a 
novel time representation in which slots are the same among all units that involve 
resource constraints. We also discuss two methods to decide the minimum value of 
slots which plays an important role in slot-based models. 
35 
Chapter 3. Problem Description 
CHAPTER 3 
PROBLEM DESCRIPTION 
A multi-stage, multi-product batch process has S batch stages (s = 1, 2, …, S), J batch 
units (j = 1, 2, …, J), and inter-stage storages. Stage s has ms parallel batch units, so J 
= m1 + m2 + … + mS. Let Us = {j | unit j is in stage s}. Several intermediate storage 
classes and policies could exist between successive stages. In general, different 
intermediate storage configurations require different formulations for a specific 
scheduling problem.  
We consider two plant configurations, one in which all units in each stage are 
identical, and the other in which they are non-identical. Additionally, we consider two 
intermediate storage configurations that are unlimited intermediate storage (UIS) and 
no intermediate storage (NIS). We allow two wait policies for a batch that finishes 
processing at any stage, namely unlimited wait (UW) and zero wait (ZW). In all, in 
this work, we would deal with the following problems: plants with identical parallel 
units and UIS/UW (Figure 3.1); plants with non-identical parallel units and UIS/UW 
(Figure 3.2); plants with identical/non-identical parallel units and NIS (Figures 3.3 and 
3.4), in which UW and ZW are considered; multi-stage multi-product plants with 
parallel units and plant-wide/stage-specific resource constraints. 
A batch can either wait in a unit of a stage or enter into the intermediate storage 
in UIS/UW configuration and the time for this batch staying in the unit or in the 
storage is unlimited. In the NIS/UW configuration, once a batch finishes processing in 
a unit, it can wait indefinitely in that unit, until a unit in the next stage becomes free to 
receive it, at which time it can enter the next stage. The NIS/ZW configuration is 
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identical to NIS/UW except that a batch cannot wait in any processing unit after it 
finishes processing. It must enter the next stage immediately. Therefore, the onus is on 
the scheduler to ensure that a unit in the subsequent stage will always be free to receive 
each batch as soon as the batch finishes processing on a given stage. 
1
 
Figure 3.1 Schematic of a multi-stage, multi-product batch process with identical 
parallel units 
 
Figure 3.2 Schematic of a multi-stage multi-product batch process with non-
identical parallel units 
The plant operates in the batch mode, i.e. produces individual batches of 
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batches (i = 1, 2, …, I) that the plant must process in the upcoming scheduling horizon. 
Some of these batches may be identical. As is common in a multi-product plant, each 
batch is processed on stages in the sequence stage 1, stage 2, …, and stage S. Let PTij 
denote the processing time of batch i on a suitable unit j. If a batch skips a specific 
stage, then its processing time is zero on all units in that stage. When a stage has 
identical parallel units, then each unit can process all I batches and the processing time 
will be the same on all units. In other words, we can use PTis instead of PTij to denote 
processing time of batch i on stage s in a plant with identical parallel units in stage s. 
1 
 
Figure 3.3 Schematic of a multi-stage multi-product batch process with identical 
parallel units  
A batch may not be ready to begin processing at the start of a scheduling 
horizon, thus we define BRTi or batch release time as the time at which it is available 
for processing on stage 1. Similarly, a batch may need to be ready at certain time or 
due date. Let Di be the time by which batch i must finish processing on stage S. Since 
the parallel units in a stage may not be identical, a unit may not be able to process all 
batches. To accommodate these variations, we use sets Ij = {i | batch i can be 
processed on unit j} and Ji = {j | unit j can process batch i}. In real operation, a unit 
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may be busy processing previous batches at the start of the scheduling horizon and 
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Figure 3.4 Schematic of a multi-stage multi-product batch process with non-
identical parallel units 
Thus, we define URTjs or unit release time as the earliest time at which unit j in 
stage s becomes free to process its first batch in the upcoming scheduling horizon. In 
contrast, for plants with identical parallel units, we define SRTis instead of URTjs to 
represent the time that stage s becomes free to process its first batch in the upcoming 
scheduling horizon. 
In addition to the above process features, we assume the following. 
1) A unit cannot process more than one batch at a time.  
2) Processing is non-preemptive. 
3) Processing units do not fail and processed batches are always satisfactory.  
4) Start of the current scheduling period is zero time. 
5) Transition times are negligible or included in processing times.  
6) The size of each batch is known a priori. 
7) More than one unit cannot process a single batch.  
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8) Resources are unlimited. 
Note that assumption 8 will be relaxed in Chapter 7. 
With these, a short-term scheduling problem for the above process can be 
stated as follows. Given Ji, Ij, Us, BRTi, URTjs, Di, and PTij, identify the units that 
should process each batch and the start/end times of all batches at each stage to 
optimize some scheduling objective. We consider various scheduling objectives such 
as minimum makespan, minimum earliness, minimum tardiness, and JIT. Note that a 
real scheduling problem may involve tens of batches, 2-5 stages, and 2-20 parallel 
batch units. 
Here is a real industrial multi-stage multi-product plant studied by Pinto and 
Grossmann (1995). The chemical plant has five stages (reaction, fluidization, 
standardization, drying, and packing). Each stage has a set of parallel units. The units 
in the stages could be identical or non-identical. Between consecutive stages, there are 
intermediate storages. For some stages (i.e. reaction), batches should follow ZW 
policies, while for some (i.e. drying) it could be UW polices. For different products, 
the requirements for intermediate storage could be different. All these features will be 
discussed in the following sections. 
Henning and Cerda (1994) proposed a scheduling problem in a plastic 
compounding plant. This plant has one critical processing stage with four parallel 
extruders with unequal capacities and processing rates depending on the product being 
manufactured. A total of 29 orders has to be scheduled in the plant, and the scheduling 
period covers 1 month. Although this is a single stage scheduling problem in industry, 
similar multi-stage problems with the features which we discussed in this chapter are 
very common in industry also. 
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We begin with Chapter 4 for the scheduling of the plants with identical parallel 
units and the intermediate storage configuration of UIS/UW. Then, we consider other 
plant configurations. 
 
Figure 3.5 Schematic of a chemical multi-stage multi-product batch plant 
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CHAPTER 4 
IDENTICAL PARALLEL UNITS (UIS/UW) 
Multi-stage multi-product batch plants with parallel units are quite common in the 
batch chemical industry. Scheduling of production operations is a routine activity in 
such plants. Due to the many alternate ways in which batches can be assigned to 
various units and produced in different sequences, the task of optimal scheduling is 
formidable. So far, the literature has focused mainly on plants with non-identical 
parallel units. However, there exist plants with identical parallel units in each stage or 
plants that can be approximated by that simplified model. For this difficult problem, 
this simplified configuration needs to be exploited, as it should be easier to solve than 
its more complex and general counterpart. This is precisely what we wish to focus on 
in this chapter. 
The key question that we address in this chapter is if we can develop 
formulations that exploit this special (but common) characteristic of identical parallel 
units instead of using formulations that all assume non-identical units. Clearly, such 
specialized formulations may be more efficient in solving larger problems, and may 
provide powerful bases for solving the general problems too. The key idea that we 
exploit in this section is that of treating each stage of identical units as one resource 
rather than each unit individually as a resource. This allows us to schedule batches on 
each stage rather than each unit separately, which represents a tremendous reduction in 
the combinatorial complexity of the scheduling problem and gives us hope to solve 
larger problems of practical interest. 
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In this chapter, we develop several novel continuous-time formulations for 
scheduling a set of batches in a multi-stage batch plant with identical units in each 
stage to maximize productivity or minimize makespan. We use both slot-based and 
sequence-based time representations. In contrast to existing work, our slot-based 
formulations use asynchronous slots at each stage rather than each unit and remove the 
uncertainty of guessing the numbers of slots. Our sequence-based formulations use 
direct pair-wise sequencing of batches at each stage. We develop several MILP 
formulations and then use several carefully simulated test problems of varying sizes to 
extensively compare and evaluate these and the existing models for non-identical 
parallel units. Finally, we develop three heuristic methods based on two of our best 
formulations and the formulation of Pinto & Grossmann (1995) to solve moderate-size 
problems and apply the best heuristic method to several large-scale problems. 
4.1 MATHEMATICAL FORMULATIONS 
Because the parallel units in each stage are identical, we can process a batch on any 
unit and the processing time will be the same. Thus, we define a unique processing 
time PTis for batch i in stage s. 
When parallel units in each stage are non-identical, one must consider the 
assignment of batches to each unit explicitly as done by the existing formulations 
(Pinto & Grossmann, 1995; Hui et al., 2002; Gupta & Karimi, 2003). The assumption 
of identical parallel units alleviates this complexity and may simplify the problem 
considerably. Therefore, our key goal in this paper is to not deal with individual units, 
but treat each stage as a black box in which batches enter and from which they exit. By 
avoiding the assignment of batches to specific units, we can reduce the binary 
variables and non-zeros greatly. Once the optimizer gives us the processing sequence 
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of batches at each stage, we can easily assign the batches to units and compute their 
start/end times. With these ideas, we develop two groups of MILP formulations with 
several variants. The first group assigns batches to slots in a sequence, while the other 
sequences adjacent batches. 
4.1.1 Slot-based Model 1 
In contrast to Pinto & Grossmann (1995), we do not represent time on each unit in 
terms of variable-length slots and assign batches to them, but we model the sequences 
in which batches enter and exit a stage. We define two sequences for each stage. One 
sequence (the entry sequence) specifies the order in which batches enter a stage and 
the other (the exit sequence) specifies the order in which they exit a stage. We use 
exactly I slots (k = 1, 2, …, K = I) in each sequence. Figure 4.1 shows this design of 
slots in our continuous-time formulation. To model the entry (start) and exit (end) 
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Figure 4.1 Continuous-time representation for slot-based model 1 
{1 if batch  is in slot  of the batch sequence entering stage 0 otherwiseiks i ky s=  
TSks = Time at which the batch in slot k of the start sequence enters stage s 
s
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{1 if batch  is in slot  of the batch sequence exiting stage i k sye = 0 otherwiseiks  
k of the end sequence exits stage s 
A batch m
each stage exactly on
(4.1a,b) 
Because we use exactly I s
in the s
,b) 
Since we defined the entry/exit sequences a g to the entry/exit tim
batches, the entry/exit times must follow their respective sequences. In other word
The batches should proceed stage by stage. In other words, the batch in slot 
a start sequence cannot start,
 > 1 (4.4a) 
Similarly, the batch in slot k of the entry sequence at a stage cannot enter until 
(k–ms) batches have left that stage. If this is not the case, then the stage would not have 
a free unit to s
k > ms (4.4b) 
The fact that there are only m  units in stage s imposes further restrictions on 
the slots that a batch may occupy in the two sequences. For instance, if a batch i exits a 
stage s in slot k, then it cannot enter stage s in slot (k+m ) or later. To prove this, 
consider that the batch enters in slot (k+ms) and leaves in slot k. Clearly, (k+ms−1) 
TEks = Time at which the batch in slot 




ys ye= =∑ ∑  
lots for each stage, batches can occupy separate slots 
equence. Therefore, we assign exactly one batch to each slot: 
1iks iks
i i
y s ye= =∑ ∑  (4.2a
ccordin es of 
s, 
( 1)k s ksTS TS+ ≥   k < K  (4.3a) 
TE TE+ ≥   k < K  (4.3b) ( 1)k s ks
k of 
 until the batch in slot k finishes processing on stage (s–1),  
s( 1)ks k sTS TE −≥  
 accept the batch in slot k, as the stage has m  units. In other words,  
s
s
( )sks k m s
TS TE −≥  
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batches must have entered the stage before it. Of these, at least k batches must have left 
the stage, otherwise the stage would not have a free unit to accept the batch. In other 
words, the batch can exit the stage in only slot (k+ms−1) or later. Alternately, it cannot 
exit the stage in slot k, which gives us a contradiction. Thus, to enforce this logic, we 
write, 
′
Now note that even if batch i were to exit stage s in any slot earlier than slot k, 









+ ≤∑  iks ik s





k k k m
ye ysik s ik s
′ ′= = +
+ ≤∑ ∑  k < K – 1 (4.5a) 
The constraints developed so far ensure that a stage s does not process more 
than ms batches at any time, but they do not ensure that each batch gets sufficient time 
for proce
of each batch. Let tsis de
time at which it exits. Clearly, 
 (4.6a) 
TS ts ys= ∑  (4.6b) 
ssing in each stage. To achieve this, we need to find the exact start/end times 
note the time at which batch i enters stage s and teis denote the 
is ks iks
k





te TE ye=∑  (4.7a) 
TE te ye=ks is iks
i
∑  (4.7b) 
Because the UIS/UW con
completes processing, we have teis = tsis + PTis. This relationship allows us to eliminate 
teis com is
figuration allows a batch to exit a stage as soon as it 
pletely from our formulation. Substituting for te  in eqs. 4.7a,b, we obtain, 
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is is ks iksPT TE ye+ = ∑  (4.8a) 
k
ts
( )ks is is iks
i
TE ts PT ye= +∑  (4.8b) 
Summing the eqs. 4.6a and 4.8a over i, and using eqs. 4.1a and 4.2a, we get, 
 (4.9a) 
Now, a batch i cannot start processing on a stage s, until it exits stage (s–1), 
therefore, tsis ≥ tei(s–1) = tsi(s–1) + PTi(s–1). Therefore, we write, 
s > 1 (4.10) 
Eqs. 4.6a,b and 4.8a,b are nonlinear and there are three ways of linearizing 
them. 
One way is to replace eqs. 4.6a,b and 4.8a,b by the following four big-M 
constraints. 
  (4.11b) 
ts PT TE H ye+ ≥ − −   (4.12a) 
  (4.12b) 
The second way is to define TYSiks = TSksysiks= tsisysiks and TYEiks = TEksyeiks = 
(tsis+PTi)yeiks. Summing both sides of iks is iks iks is i iks
and TYSik
(4.13a) 




( )is is ksts PT TE+ =∑ ∑  (4.9b) 
i k
( 1) ( 1)is i s i sts ts PT− −≥ +  
(1 )   (4.11a) is ks iksts TS H ys≥ − −
(1 )is ks iksts TS H ys≤ + −
(1 )is is ks iks
(1 )is is ks iksts PT TE H ye+ ≤ + −
TYS  = ts ys  and TYE  = (ts +PT )ye  over k 
s = TSksysiks and TYEiks = TEksyeiks over i, we get, 
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TE TYE=∑   (4.14b) 
Then, we f
espan (MS). Although it is sufficient to 
use jus
orce all except one of TYSiks and TYEiks each to zero by using, 
iks iksS Hys≤   (4.15a) TY
iks iksTYE Hye≤   (4.15b) 
Lastly, based on different continuous positive variables, we can use any one of 
the following constraints to minimize the mak
t one constraint, we find that using both reduces the solution time. 
KSMS TE≥  (4.16a) 
iS iSMS ts PT≥ +  (4.16b) 
Clearly, we have at le
above dis
eqs. 4.11-4.12, while F12 uses eqs. 4.13-4.15. 
We can get another alternate formulation (F13) by eliminating tsis, TSks, and 
TEks by using eqs. 4.13a, 4.14a, and 4.14b respectively in eqs. 4.3-4.4, 4.9, 4.10, and 
4.13-4.16a, b of F12 to obtain the following replacem
ast two formulations (F11 and F12) arising from the 




MS TYS PT≥ +∑  (4.16c) 
iKS
i
MS TYE≥∑  (4.16d) 
k < K  (4.17a) 
k < K  (4.17b) 
( 1)i k s iks
i i
TYS TYS+ ≥∑ ∑   
( 1)i k s iks
i i
TYE TYE+ ≥∑ ∑   
( 1)iks ik sTYS TYE −≥∑ ∑  s > 1 (4.18a) 
i i
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( )siks i k m s
TYS TYE −≥∑ ∑  k > m
i i
s (4.18b) 
( 1) ( 1)iks ik s i s
k k
− −TYS TYS PT≥ +∑ ∑  s > 1 (4.19) 




MS TYE≥∑  (4.21a) 
ikS
k
MS TYE≥∑  (4.21b) 
Thus, F13 comprises eqs. 4.1, 4.2, 4.5a, 4.15, 4.16c, d and 4.17-4.21. F13 has 
fewer variables and constraints, but more nonzeros than F12. Otherwise, both are 
identical. In many MILP algorithms, a presolver may actually reduce F12 to F13 
automatically. However, a comparison of F12 and F13 is useful, because it may tell us 
about the relative importance of variables, constraints, and nonzeros. 
A further simplifying assumption can give us one more alternate formulation 
(F11 (H)). If a batch exits a stage s early, then it is likely that it enters stage (s+1) early 
too in an optimal schedule. Therefore, we may assume heuristically that the exit 
sequence from stage s is the entry sequence into stage (s+1). Clearly, this assumption 
may compromise optimality, but this may not happen often and we can get nearly 
optimal solutions. On the other hand, we can reduce the number of binary variables by 
almost half and may obtain faster solutions. Th
alternate formulation (F11 (H)) in which we set yeiks = ys  for s < S and eliminate 
them from the formulation. To take care of the exit sequence from stage S, we can 
introduce a dummy stage S+1 and define ysik(S+1) to represent the exit (end) sequence 
of stage S
The above heuristic simplification eliminate
write eqs. 4.1a and 4.2a for stage S+1 as well. Furth
erefore, it is worth exploring an 
ik(s+1)
. 
s eqs. 4.1b and 4.2b, and we must 
ermore, eqs. 4.3-4.4, 4.6, 4.9-4.11, 
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4.13-4.
ik s ik s′ ′+
14, 4.15a, 4.16a, b, and 4.17-4.21 remain unchanged, while eqs. 4.5a, 4.8, 4.12, 










ts PT TE ys
+
+ ≤∑ ∑  k < K – 1, s ≤ S (4.5b) 
( 1)is is ks ik s
k
++ =∑  s ≤ S (4.8c) 
TE ts PT ys ( 1)
i
( )ks is is ik s+= +∑  s ≤ S (4.8d) 
 
+
Now, instead of composing one variant from each of F11, F12, and F13, we 
will first identify the best formulation of the three and then use the appropriate 
constraints from the above to get an alternate formulation F11 (H). We summarize the 
details of all formulations in Table 4.1. 
d Model 2 
The fir
ave a model that uses fewer binary 
variables, but still guarantees an optimal solution. Therefore, we develop another slot-
based formulation. Although this new formulation draws its inspiration from the work 
of Sundaramoorthy & Karimi (2005) for multipurpose batch plants, it is slightly 
different in its definition of binary variables. In contrast to F1 and its variants that use 
both en sequence in this model. Thus, we 
define ch stage and force exactly one new batch to 
( 1)(1 )is is ks ik sts PT TE H ys ++ ≥ − −  s ≤ S (4.12c) 
( 1)(1 )is is ks ik sts PT TE H ys ++ ≤ + −  s ≤ S (4.12d)
TYE Hys≤  s ≤ S (4.15c) 
4.1.2 Slot-base
( 1)iks ik s
st slot-based formulation used 2SI2 binary variables. However, F11 (H) did 
reduce this number to (S+1)I2. It may be nice to h
try and exit sequences, we use only the entry 
I slots (k = 0, 1, …, I) slots for ea
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start with every slot. Figure 4.2 shows the definition of slots in this kind of 
formulations.  
We use the same notation for the variables as in F11, but assign different 
meanings and refer them to entry sequences only. 
{1 if batch  begins at the start of slot  in stage 0 otherwiseiks i k sys =  
{1 if batch  ends at the end of slot  in stage 0 otherwiseiks i kye =  s




d others as continuous 
variables. 
First of all, it is clear that if a batch starts or ends in a slot, then it must be in 
progress during that slot. Similarly, if it is not in progress during a slot, then it cannot 
start or
 (4.22a) 
{1 if batch  is in prog ess during slot  in stage 0 otherwiseiks i k sy =  r




1 2 I 
Slots in stage 1 Slots in stage 2 Slots in stage S 
1 2 I 1 2 I 
4.2 Continuous-time representation for slot-based model 2 
Of the above, we treat only yiks as binary variables an
 end in that slot. That is, 
iks iksy ys≥
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iks iksy ye≥  (4.22b) 
d) in slot 1 (K) and vice versa, hence, 
y
From eqs. 4.22a,b, we see that if a batch is in progress during slot 1 (K), then it 
must start (en
1 1i s i sy ys=  (4.23a) 
iKs iKsy ye=  (4.23b) 
Then, to trigger a new batch with every slot, we use, 
1 1i s
i
=∑  (4.24a) 
1iks
i
ys =∑  k > 1 (4.24b) 
Because each batch mu  start and end exact  on each stage, we demand, 
y ys y ye+ = + =∑ ∑ (4.25a,b) 
From a balance on the status of batch i over slots, we obtain, 
i k s iks i k sy y ys ye− −= + −  k > 1 
er of 
batches in progress at any tim  cannot exceed ms. In other words, 
Note that eq. 4.24a makes eq. 4.27a for k = 1 redundant. Furthermore, summing 





i s iks iKs iks
k k K> <
1  
( 1) ( 1)iks (4.26) 
Eqs. 4.22a and 4.26 make eq. 4.22b redundant, so we exclude it from this 
formulation. 
From eq. 4.24, it is clear that the maximum number of batches that can be in 
progress during slot k is k. However, we have only ms units in stage s, so the numb
e








+ =∑ ∑∑  k > 1 
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≤∑  k > ms (4.27b) 
It is easy to prove that ysiks and yeiks will be binary (even though we treat them 
as 0-1 continuous), as long as yiks are binary. To prove this, we assume that yiks are 
binary i1s
25a then forces ysiks = 0 for all k > 1 and eq. 4.26 gives, 
and consider eq. 4.24a. Eq. 4.24a ensures that y  = 1 for some (exactly one) i 
and zero for others. Eq. 4.
k > 1 ( 1) ( 1)i k s i k s iksye y y− −= −  
which means yeiks are binary. Thus, we have proved that if a batch i starts in 
slot 1, then iks iks
that if a batc iks iks  
remaining scenario is that a batch i never starts on stage , i.e. yiks = 0 for all k. In this 
case, eq. iks iks 
and yeiks are binary, if iks are so, and we can treat th
ys  and ye  will be binary. Following a similar argument, we can show 
h i starts in any slot k, then also ys  and ye  will be binary. Now, the only
s
 4.22a forces ys  = 0, and violates eq. 4.25a. Thus, we have proved that ys
 y em as 0-1 continuous variables. 
Now, let ptiks denote the remaining processing time of batch i at the end of slot 
k and SLks as the length of slot k in stage s. Then, doing a balance on the remaining 
processing time over slots, we obtain, 
1 1 1i s is i s spt PT y SL≥ −  (4.28a) 
Just before a batch starts and when it ends, its remaining processing time must 
be zero. Hence, we have,
k > 1 (4.28b) ( 1)iks i k s is iks kspt pt PT ys SL−≥ + −  
k < K (4.29a) ( 1) ( 1)[ ]iks is i k s i k spt PT y ys+ +≤ −  
[ ]iks is iks ikspt PT y ye≤ −  k < K (4.29b) 
The above equations make eq. 4.22 redundant, because ptiks ≥ 0 must hold. 
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Now, we relate slot lengths and slot start times by, 
( 1)k s ks ksTS TS SL+ = +  k < K (4.30a) 
Furthermore, slot k on a stage must start later than slot k on the previous stage: 
TS TS+ ≥  s < S (4.30b) 
Eq. 4.28 ensures that each batch gets su
( 1)k s ks
fficient processing time. However, we 
still need to ensure that batch does not start on a stage before it leaves the prev
stage. In other words, we need to stagger batch starts appropriately on suc
stages as
k k k ′=
(4.31a,b) 
b and the following equation to compute the makespan. 
ious 
cessive 





is ks iks s k s iksts TS ys TS SL ys′= = +∑ ∑ ∑  
Finally, we use eq. 4.16
KS KSMS TS SL≥ +   (4.32a) 
As we had in the first slot-based formulation, we have three variants of F2 as 
well, namely F21, F22, and F23. 
In F21, we use eq. 4.11 to linearize eq. 4.31a as in F11. So, in addition to eqs. 
4.23-4.26, 4.27b, 4.28-4.30, and 4.32a, F21 comprises eqs. 4.9a, 4.10, 4.11, and 4.16b. 
As in F12, we define TYSiks = TSksysiks= tsisysiks in F22 and use eqs. 4.13a, 4.14a, and 
4.15a. Hence, F22 comprises eqs. 4.9a, 4.10, 4.13a, 4.14a, 4.15a, 4.16b, 4.23-4.26, 
4.27b, 4.28-4.30, and 4.32a. Finally, F23 uses eqs. 4.15a, 4.16c, 4.17a, 4.19, 4.23-4.26, 
4.27b, 4.28-4.29 and the following four constraints that are amended from eqs. 4.30, 
and 4.32a. 
k < K (4.30c) 
s < S (4.30d) 
( 1)i k s iks ks
i i
TYS TYS SL+ = +∑ ∑  
( 1)ik s iks
i i
TYS TYS+ ≥∑ ∑  
iKS KS
i
MS TYS SL≥ +∑   (4.32b) 
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Table 4.1 gives the details of all formulations. 
they suc ier slot-
based f arallel units, we reduce 
the number of binary variables even further by eliminating the need to assign batches 
to units in each stage. The definition of batch sequence and sub-sequences in stages is 
shown 





4.1.3 Sequence-based Model 
Some recent formulations (Hui et al., 2002 and Gupta & Karimi, 2003) have 
successfully used pair-wise sequencing of batches for scheduling multi-stage batch 
plants with non-identical parallel units. In addition to sequencing pairs of batches on 
each stage, they had to assign batches to each unit separately. However, by doing this, 
cessfully reduced the number of binary variables compared to the earl
ormulations in the literature. For plants with identical p







1 2 i' 
  i'
 
Figure 4.3 Continuous-time representation for sequence-based model 
To sequence pairs of b
















age 1 Stage 2 Stage S 
mS
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where, Iis = {i′ | batch i′ can follow directly after batch i on stage s}. Since a 





≤∑  (4.33a) 
i s
i is





Because two batches i and i′ cannot follow each other (subtour of two batches 
not allowed) on the same unit, we have, 
 (4.34a) 
Similarly, three batches (i, i′, and i″) can never form pairs of adjacent batches 
with each other, so we have,  
 (4.34b) 
In principle, we can extend the same argument for four batches and higher, but 
we wo
Having sequenced the pairs of batches for stage s as a whole, we now n
ensure that the batches do not use more than ms parallel units at any time. We
this by
uch subsequences does not exceed ms. To this end, we 
define the following 0-1 continuous variables (uis and vis): 
rocesses first on some unit in stage 
0 otherwisis
i su =  
Since the number of first batches in stage s must equal the number of last 
batches and that number should not exceed the number of units in that stage, we have, 
 (4.33b) 
1ii s i isx x′ ′+ ≤
2ii s i is ii s i is i i s i i sx x x x x x′ ′ ′′ ′′ ′ ′′ ′′ ′+ + + + + ≤




 breaking up the stage sequence into a subsequence for each unit. Then, we 
ensure that the number of s
{1 if batch  pe
{1 if batch  processes last on some unit in stage 0 otherwiseis i sv =  
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is isu v=∑ ∑   (4.35a) 
is s
i
If a batch processes first (last) in
i i
u m≤∑   (4.35b) 
 a stage, then it cannot follow (precede) any 
other b
i i ′′∋ ∈
atch in that stage, and vice versa. In other words, 












The above two equations allow us to eliminate uis and vis. Then, substituting for
 eq. 4.35, we obtain, 
i s is
i is ii s
i i i i i
x x
′































In the absence of pre-specified sequencing constraints, i.e. a job can follow any 
other job at all stages, eqs. 4.37a and 4.37b become identical and we ignore any of the 
′
old, then both eqs. 4.37a and 4.37b must be 
used. In this paper, we ignore eq. 4.37b. 
two. However, if this condition does not h
If a batch i′ follows i, then i′ cannot begin processing, until i finishes. Therefore, 
(1 )  (4.38) i s is is ii sts ts PT H x′ ′≥ + − −
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where, tsis is the start time of batch i on stage s as defined earlier. Note that we 
must write the above for all valid permutations of i and i′. Similarly, a batch i cannot 
begin processing on a stage s, until it has left the previous stage, thus eq. 4.10 applies. 
Finally, we compute the makespan (MS) by using eq. 4.16b. Thus, our 
sequence-based formulation (F31) comprises eqs. 4.10, 4.16b, 4.33, 4.37, and 4.38 plus 
one or more constraints from eqs. 4.34, which we can do without. Therefore, we 
include
4.2 ILLUSTRATIVE EXAMPLE 
F21, and F31, and those of 
Pinto &
to minimum, we assume I–ms+1 slots for stage s in PG.  
 only eq. 4.34a in F31 and define another variant F32 by adding eq. 4.34b to 
F31. 
Table 4.1 summarizes the constraints for each of the eight models for an easy 
reference. Clearly, it is not possible to pick one as the best model without doing a 
detailed numerical evaluation. In the following section, we first present a specific 
example to illustrate the performance of various models in detail. Then, in the 
subsequent section, we do an extensive numerical evaluation to identify the best model. 
We use Example 9.1 (Table 4.2) for illustrative purposes. Consider a plant with two 
stages (S = 2) with two identical parallel units in the first stage (m1 = 2) and four in the 
second (m2 = 4). Table 4.2 gives the processing times of eight batches (I = 8) at the two 
stages. The unit and batch release times are all zero and the scheduling objective is to 
minimize the makespan. We apply our formulations F11, 
 Grossmann (PG, 1995) and Gupta & Karimi (GK, 2003). The former requires 
a pre-specification of the numbers of slots for each stage. A conservatively low 
number of slots may compromise the quality of solution, while a large number may 
compromise the efficiency. Thus, to guarantee optimality and keep the number of slots 
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We used CPLEX 9.0 in GAMS 21.4 on a DELL workstation with a single 3.20 
GHz Intel Pentium processor and 2 GB RAM running WINDOWS XP. Table 4.12 
n order 
of magnitude faster than GK for this example. In contrast, the slot-based formulations 
(F11, F21, and PG) are unable to solve this problem optimally even after 5000 s of 
CPU time. Although the best integer solutions of F11 and PG have the optimal 
makespan, their relative gaps are 7.6% and 9.2%. Additionally, since the parallel units 
in each stage are identical, some batches among them are interchangeable which lead 
to alternate optimal solutions (those with the same makespan, but with different batch 
timings or sequences). For example, the optimal batch sequences on the two units in 
the first stage are O7-O1-O2-O8 and O5-O6-O3-O4 in F11 and F31 respectively, while 
they are O7-O1-O3-O4 and O5-O6-O2-O8 in PG and GK. 
From Table 4.12, the relative ranking of models based on the numbers of 
binary variables is F31 (112) < F21 (128) < GK (160) < F11 (256) < PG (306). F31 
with the least number of binary variables is the fastest for this problem. This is
co ion. 
However, F21 with the second fewest binary variables is the slowest for this problem. 
After 5000 s of CPU time, it reaches a m
which are the worst among all models. In contrast to the number of binary variables, 
the model performance seems to correlate better with the number of constraints in this 
example. The relative ranking of models based on the number of constraints is 
gives the model and solution statistics and Figures 4.4-4.7 display the Gantt charts of 
the optimal schedules from F11, F31, PG, and GK. The optimal makespan is 76 tu, 
which F31 and GK achieve in 12.0 s and 3752 s respectively. Clearly, F31 is a
 
nsistent with the intuition that fewer binary variables may improve a formulat
akespan of 83 tu and a relative gap of 34.2%, 
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Figure 4.5 Optimal schedule (MS = 76 tu) from F31 for the illustrative example 
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F31 (274) < GK (678) < F11 (707) < PG (716) < F21 (867). F31 with the fewest 
constraints performs the best, while F21 with the most constraints performs the worst. 
Unit 1 Stage 1
Unit 2 S
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Finally, F11 has the highest RMIP value of 58.25 tu as compared to 53 tu for 
all other models. The results in this paper confirm that slot-based models are generally 
tighter 
4.3 MODEL EVALUATION 




than sequence-based models. Although F11 seems to be the tightest formulation, 
it is not the fastest. To get a better idea of model performance, we now solve additional 
thirty three examples, whose data are in Table 4.3. 
We have eight new formulatio
e s and GK). We evaluated these numerically in three stages of eight, eight, and 
eighteen test problems (including the example presented above) with varying numbers 
of stages and parallel units and progressively larger sizes. We used six batches (I = 6) 
in the first stage, seven batches (I = 7) in the second, and more in the third. All batches 
pass through stages 1, 2, and so on, in that order. We present the processing time data 
for the examples in Tables 4.21 and 4.22 and list their ranges in Table 4.3. We ensure 
that all stages in each plant are relatively well balanced in terms of using processing 
times and number of units in a stage. To this end, we have designed the average 
processing time at each stage to be proportional to the number of identical units in the 
stage. For most test problems, we use two different data sets for the same plant 
configuration. For instance, Example 1 comprises two subproblems, 1.1 and 1.2, with 
different processing time data sets. After each stage of numerical evaluation, we study 
the performances of all models and discard some non-promising models for subsequent 
stages. For the entire evaluation, we used CPLEX 9.0 in GAMS 21.4 on a 
ation with a single 3.20 GHz Intel Pentium processor and 2 GB RAM running 
WINDOWS XP. 
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4.3.1 Stage 1 
This set uses six examples (1-3) with two stages (S = 2) and two (4) with three stages 
(S = 3). The stages have between two and five parallel units. Tables 4.4-4.7 give the 
model and solution statistics for these examples. 
From Tables 4.4-4.7, we see that all formulations except F11, which is slot-
based, have the same RMIP values for all examples. For Examples 1-2, F11, F12, and 
F13, all of which are slot-based, give better RMIP values, which means that these 
formulations are tighter than the others. Our sequence-based formulations (F31 and 
F32) use the fewest numbers of binary variables, followed by F21, F22, F23, GK, F12, 
F13, and finally PG. Also, in contrast to PG and GK, the binary variables of our eight 
formulations are independent of the numbers of parallel units. 
Among the first set of slot-based formulations, F11 seems the fastest for all 
examples except 4.1. None of F11, F12, and F13 solves Example 4.1 optimally within 
5000 s. However, F11 does achieve the smallest relative gap among the three. This is 
why we retain F11 for the next stage of evaluation. A possible reason why F11 
performs better than F12 and F13 is that F11 has almost half as many continuous 
variables as in F12 and F13.  
Although the binary variables for the second set of slot-based formulations, 
namely F21, F22, and F23, are the second fewest among all models, their performance 
is the worst. They are unable to solve most of these relatively small problems with six 
batches. Even for Examples 1.2, 2.2, 3.1, and 3.2, which they could solve within 5000 
s, the solution times are quite high. Examining the second set of slot-based models 
closely, we see that when yiks = 1 during the branch and bound search, yik′s with k′ ≠ k 
can still equal one. This means that fewer binary variables get fixed. This may result in 
longer solution time. For a clearer explanation, consider the branch and bound tree in 
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the first set of slot-based formulations. If ysiks = 1 during the search, then ysik′s = 0. In 
other words, many other binary variables get fixed automatically and this may lead to a 
faster pruning of the branch and bound tree. This may be one reason why that F11, F12 
and F13 much faster than F21, F22 and F23, in spite of having twice as many binary 
variables. Since the second slot-based formulations performed the worst almost 
uniformly, we discard F22 and F23 from further evaluation and retain only F21. 
 Interestingly, our sequence-based formulations (F31 and F32) solve almost all 
problems within 1 s. This is an order of magnitude faster than any other formulation, 
.1 and a bit worse than F11 for the rest. In fact, the binary 
variabl
including GK and PG. Obviously, we retain F31 and F32 for the next stage of 
evaluation. Note that GK is also a sequence-based and has the second best 
performance among all formulations. PG is a slot-based formulation and performs 
close to F11 in these eight examples. Specifically, PG performs similar to F11 for 
Examples 1.1, 1.2, 2.2, and 4
es of PG and F11 are quite close to each other. This along with their basic 
modeling architecture may be the reason for their similar performance. Hence, we 
retain GK and PG for the next stage of evaluation also. 
For an overall comparison of the models, we use geometric average relative 
ranks. For any given criterion c (CPU time, binary variables, constraints, etc.), we 







where, n is the number of test problems, p represents a test problem, c
( / )nR c c= ∏  
mp is the 
value of criterion c from model m for example p, and cp,min is the minimum cmp 
obtained for problem p. We use these definitions for all model or solution statistics 
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except the RMIP value. For RMIP, we use cp,max instead of cp,min. Note that for models 
that fail to complete in 5000 s, we still use 5000 s as the computation time. 
Using the above ranking procedure, we get the first part of Table 4.19 for stage 
1 evaluation. In Table 4.19, we consider binary variables, continuous variables, non-
zero elements, constraints, RMIP value, MIP value, CPU time, and nodes as evaluation 
ghly eight times faster than their closest rival (GK) and orders of 
magnit
4.3.2 Stage 2 
this stage, we have F11, F21, F31, 
F32, G
6). Thus, 
F11 achieves the highest rank of 1.0 for RMIP values.  F21 proves to be the worst 
statistics or criteria. The RMIP ranks show that F11, F12, and F13 are all 1.0 and better 
than 0.925 of other formulations. Thus, these slot-based formulations are tighter than 
others. The ranks with respect to binary variables are F31 = F32 (1.00) < F21 = F22 = 
F21 (1.20) < GK (1.54) < F11 = F12 = F13 (2.40) < PG (2.49). All ranks of F31 and 
F32 are same or similar except nonzeros and constraints, for which F32 ranks are 3.86 
and 2.52 respectively, or 3.86 and 2.52 times greater than F31. The five fastest models 
(ranks) are F31 (1.10), F32 (1.13), GK (8.22), F11 (109) and PG (214). Thus, F31 and 
F32 are rou
ude faster than F11 and PG. F21, F22, and F23 with ranks of 10187, 9025, and 
11828, are quite close to each other and far worse than other models. 
The eight examples (5-8) for this stage are identical to those for stage 1 except for an 
increase of one batch with its processing times. At 
K, and PG to compare. Tables 4.8-4.11 summarize the model and solution 
statistics and the second part of Table 4.19 shows the geometric average relative ranks 
of these models for stage 2. 
From Tables 4.8-4.11, we observe that all models have the same RMIP values 
except F11. F11 achieves better RMIP values for the first four examples (5-
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again, 
gain 
perform the best. With the ranks of 1.34 (F31) and 1.27 (F32), they outperform their 
closest rival (GK) by a factor of almost 25. Although F32 has almost 4-5 times more 
forms 
very cl
4.3.3 Stage 3 
as it cannot solve any test problem optimally, in spite of having the second 
fewest binary variables. Since both F11 and F21 fail to solve most examples optimally 
within 5000 s or take roughly ten times loner CPU times than others, we discard both 
F11 and F21 for the next stage. F31 and F32 with the fewest binary variables a
non-zeros (rank = 4.60) and 2-3 times more constraints (2.89) than F31, it per
ose to F31. As seen from Tables 4.10 and 4.11, F31 solves faster than F32 in 
Examples 7.2, 8.1, and 8.2, while F32 solves faster in the rest. We will try to explain 
this performance in the next section. GK with a rank of 32.1 proves much better than 
PG with a rank of 68.6. The performance of F11 with a rank of 272 has deteriorated 
considerably from stage 1. Thus, we discard F11 and F21 from stage 3 evaluations. 
In this stage, we increase the number of batches to eight and more (I > 8). We have 
F31, F32, PG, and GK to compare. Besides the problems in stage 2, we considered 
several other systems with different numbers of identical units in the stages. Totally, 
we considered eighteen problems (Examples 9-17) involving 8, 9, 10, and 11 batches. 
For the ease of comparison, we eliminated the examples that no model was able to 
solve optimally within 5000 s. The example data (numbers of stages and parallel units) 
and results are shown in Tables 4.12-4.18 with geometric average relative ranks in 
Table 4.19. 
From Tables 4.12-4.18, we see that F32 has a nonzero rank of 5.9 and 
constraint rank of 3.8, as compared to 1.0 and 1.0 for F31. In spite of this, F31 is 
unable to outperform F32 in these 18 examples. For 13 of 18 examples (9.1, 9.2, 11.2, 
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12.1, 13.1, 13.3, 15.1, 15.2, 16.1, 16.2, 16.3, 17.1 and 17.2), F31 proves faster than 
F32. But, F32 is faster in the remaining four examples. For Example 10, both F31 and 
F32 fail to find the optimal solution within 5000 s. 
A
order-o e. their 
solutio
4.3.4 Discussion 
34b. Equation 4.34b with 
its I*(I–1)*S constraints dramatically increases the numbers of constraints and non-
zeros in F32. As we can see from the ranks in Table 4.19, F32 has roughly three times 
s in stages 1 and 2, results for stage 3 also show that F31 and F32 are an 
f-magnitude faster than the existing models. Their MIP ranks are 1.0, i.
ns are the best for all eighteen problems. The CPU time ranks for F31 and F32 
are 3.82 and 6.23 respectively, while those for GK and PG are 58.1 and 128 
respectively. Thus, F31 and F32 are at least 10 times faster than GK and PG. 
Finally, we compute the ranks (Table 4.19) of F31, F32, GK, and PG based on 
all thirty four problems. F31 and F32 have MIP ranks of 1.0 and CPU time ranks of 
1.33 and 1.70 respectively. In contrast, GK and PG have CPU time ranks of 19.0 and 
74.2 respectively. Clearly, F31 and F32 are at least one order of magnitude faster. 
Based on our 3-stage numerical evaluations, we make three useful observations. 
Our first observation concerns the binary variables. From Table 4.19, we see 
that the relative ranks based on binary variables have little correlation with those based 
on solution times. In other words, the number of binary variables is an unreliable 
indicator of model performance. For instance, while F31 and F32 with the fewest 
binaries are the best performers; F21, F22, and F23 with 20% more binaries are the 
worst performers.  
Our second observation concerns the numbers of non-zeros and constraints. 
Note that the only difference between F31 and F32 is eq. 4.
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more constraints and five times more non-zeros than F31. In spite of this, F31 and F32 
are relatively close in performance. Clearly, more non-zeros and constraints do not 
have a major effect on performance. In fact, eqs. 4.34a and 4.34b are two of a series of 
constraints that relate pair-wise batch positions in a batch sequence. The need for 
additional constraints in this series depends on the number of batches. It seems that as I 
increases, additional constraints similar to eq. 4.34 may be desirable. For example, F31 
is faster than F32 for five (2.1, 2.2, 3.1, 4.1, and 4.2) of the eight problems in stage 1. 
In contrast, it is faster for only three problems (7.2, 8.1 and 8.2) in stage 2. The only 
difference between these problems is the number of batches. Thus, for even larger 
numbers of batches, additional constraints such as the following may be useful in 
reducing solution times. 
ii s i is i i s i i s ii i i i i i i i i i ix x x x x x x x x x′′ ′′ ′ ′′ ′′ ′ ′′′ ′′′ ′ ′′′ ′′′ ′ ′′ ′′′ ′′′ ′′+ + + + + + + + + ≤  (4.34c) 
es. This is 
clearly evident in our
ii s i isx x′ ′+ + 3
However, the above would require a lot more nonzeros and constraints. 
The third observation concerns the so called big-M constraints (e.g. eqs. 4.11 
and 4.12). In contrast to F11 and F21, models F12, F13, F22, and F23 involve no big-
M constraints. Although the big-M constraints result in poorer MILP relaxations, they 
can mean faster performance due to fewer constraints and variables. From Tables 4.4-
4.7, we see that F11 always performs better than F12 and F13 in stage 1. In contrast, 
the situation is not as clear for F21 and F22. For some examples, F21 performs better 
and F22 performs better for the others. Thus, the verdict on big-M constraints is not 
clean for the slot-based models. 
Lastly, it is well known that problem data affect MILP solution tim
 test problems as well. For example, consider Examples 5.1 and 
5.2 (Table 4.8). F11 is unable to achieve an optimal solution for Example 5.1 within 
5000 s. However, with another set of processing times, it solves Example 5.2 optimally 
68 
Chapter 4. Identical Parallel Units 
in 1425 s. Similarly, F31 and F32 take 518 s and 462 s for Example 11.1, while they 
take 13.0 s and 131 s for Example 11.2. This clearly highlights the need to compare 
MILP models using many problems with varying data to get reliable conclusion, 
otherwise it can be a wasted effort. 
We have so far focused on minimizing makespan only. One could easily 
consider other objectives with small changes in our models.  
C METHODS 
 formulations to develop some heuristic models. F11, 
being t
4.4.1 Heuristic 1 
the same as the exist sequence from its 
predecessor stage. This would nearly halve the binary variables. Thus, we simplify F11 
4.4 HEURISTI
Although F31 and F32 represent an order-of-magnitude improvement in solution speed 
over existing models and are able to solve larger problems, we still need models that 
can further increase the range of solvable problems. The best way to do this is to build 
on or simplify F31, F32, and other
he best slot-based model, is a good candidate for a heuristic. Similarly, F31 and 
F32, being the best sequence-based models, are also good candidates. Additionally, 
when we reduce the numbers of slots in PG, it can also work as a heuristic. Thus, we 
evaluate these three heuristic models with the same problem sets as used before, which 
enables us to compare the heuristic solutions with the known optimal solutions. 
As discussed earlier, if a batch leaves a stage early, it is very likely that it will enter the 
next stage early. As we can see in the optimal schedule for the illustrative example, the 
exit (end) sequence (O5-O7-O1-O6-O3-O2-O4-O8) of batches from stage 1 is 
identical to the entry (start) sequence of batches into stage 2. So, as a heuristic, we may 
assume that the entry sequence into a stage is 
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using t
es 2 and 3. Tables 4.8-4.18 
include
4.4.2 Heuristic 2 
tches on parallel machines in a 
single 
his assumption to get F11 (H). F11 (H) solves the illustrative example in 197 s 
and gives the optimal solution. In contrast, F11 could not solve the same in 5000 s. The 
solution is shown in Table 4.12. The batch timings and sequences in the solution are 
the same as those in the best solution from F11 (Figure 4.4). 
We applied F11 (H) to all the examples in stag
 the solutions from F11 (H). For all the examples (5-7, 8.1, 9.2, 12.1 and 15) 
that F11 (H) could solve within 5000 s, it obtained optimal solutions. As expected, F11 
(H) uses nearly half the binary variables as F11 and also maintains F11’s tightness of 
RMIP values. For instance, F11 (H) gave higher RMIP values for 20 of the 26 
examples (5, 6, 9, 10, 12, 13, 14, 15, 16, and 17). However, in spite of these features, 
F11 (H) could not beat F31 and F32 except for Example 12.1. Additionally, F31 and 
F32 also solved the examples that F11 (H) could not solve within 5000 s. Hence, in 
spite of its intellectual appeal, F11 (H) is a poor heuristic. 
We use F31 as the basis for this heuristic and try to mimic the ideas from some 
existing list scheduling algorithms for scheduling ba
stage. Two commonly used algorithms are LPT (Longest Processing Time) and 
SPT (Shortest Processing Time).  
For a single-stage process with m identical parallel machines (Nahmias, 2001) 
SPT is an effective rule for minimizing mean flow time and LPT for minimizing total 
flow time or makespan. In these heuristics, batches are assigned to units sequentially 
from the SPT/LPT lists. The first batch in the list is assigned to the first available 
machine, the second batch is assigned to the second available machine, and so on. 
Obviously, according to this process, the first m batches in the list will process on 
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different machines. Similarly, the following m batches in the list will also most 
probably process different machines. In other words, we can imagine the SPT/LPT list 
to consist of groups of m batches, which are processed sequentially and batches in any 
group tend to process on different machines. In essence, the key idea behind these 
heuristics is that optimal schedules may tend to distribute batches evenly among the 
machines according to their processing times. 
Kuriyan and Reklaitis (1984) presented two-phase list scheduling algorithms 




e let the 
MILP formulation do this. Instead, we simply impose restrictions on consecutive jobs 
to force them to distribute among units. Specifically, we forbid each pair (i, i′) of 
g the sums of processing times over all stages instead of the processing times at 
any specific stage. However, it is clear that a batch sequence based on total processing 
times does not represent well the situation at each stage. 
In our heuristic method, we use the key idea of distributing batch
venly according to their processing times similar to the previous algorithms. 
However, instead of using total processing time over all stages, we use processing 
times at each individual stage. Thus, we use processing times at each stage s to 
generate an LPT list, and divide that list into groups of ms batches. Understandably, the 
last group may have fewer than ms batches, if I is not an integer multiple of ms. We use 
the LPT list, because it is better for makespan objective. Unlike a single-stage LPT 
heuristic, we do not actually assign batches to units at each stage s, but w
batches in a group from processing consecutively on one and the same unit by setting 
xii's = xi'is = 0. We repeat this procedure for all stages. 
Let us illustrate this heuristic using the example presented earlier. We have I = 
8, S = 2, m1 = 2 and m2 = 4 in this example. We order the batches in the decreasing 
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order of their processing times on each stage to get two lists, namely O8-O3-O2-O6-
O7-O1-O4-O5 for stage 1 O5-O6-O7-O3-O2-O1-O4-O8 for stage 2. Since m1 = 2 and 
m2 = 4, we form groups of two batches for stage 1 and of four batches for stage 2. Thus, 
we get
ple, it may eliminate some good batch sequences and 
may gi
IP rank is 1.007, 
which means that it gives solutions within 0.7 % of the optima on an average. 
 O8-O3, O2-O6, O7-O1, and O4-O5 as groups for stage 1 and O5-O6-O7-O3 
and O2-O1-O4-O8 for stage 2. Now we force all batch pairs from each group at each 
stage to be non-consecutive on all units at that stage. In other words, we set  x831 = x381 
= x261 = x621 = x171 = x711 = x451 = x541 = x562 = x652 = x572 = x752 = x532 = x352 = x672 = x762 
= x632 = x362 = x732 = x372 = x212 = x122 = x242 = x422 = x282 = x822 = x142 = x412 = x182 = x812 
= x842 = x482 = 0. With the elimination of these binary variables, the schedule from this 
heuristic [call it F31 (H)] is 78 tu, which is slightly higher than the optimal makespan 
of 76 tu. However, the solution time is 5.58 s, which is less than half of that of F31. 
From Figure 4.5, we see that only batch O1 and O7 are consecutive on stage 1 in the 
optimal solution from F31. Our solution is not optimal, because we forced them to be 
non-consecutive on stage 1. 
Clearly, this procedure reduces the number of binary variables drastically. 
Naturally, as noted in this exam
ve a suboptimal solution. However, considering the great reduction in solution 
time, it is reasonable to apply this heuristic method to solve larger problems. 
We apply F31 (H) to the remaining seventeen problems in stage 3. Tables 4.12-
4.18 give the solutions Table 4.19 shows the relative ranks of F31 (H). F31 (H) is 
roughly six times faster than F31. F31 (H) finds optimal solutions for eleven examples 
(9.2, 11.1, 12.1, 12.2, 13.2, 13.3, 14, 15.1, 15.2, 16.1, and 17.2) and gets suboptimal 
solutions for the rest. Its CPU time rank based on the 18 examples is 1.26, which 
suggests that it is the fastest heuristic method. On the other hand, its M
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4.4.3 H
This heuristic uses PG as its base model. As we commented earlier, using fewer slots is 
one way to reduce solution times of PG. In our evaluation, we used I–ms+1 slots for 
stage s to guarantee optimal solutions. If we compromise optimality and reduce the 
slots even further, we can gain solution speed for larger problems. Because the optimal 
solution will tend to distribute batches evenly across all units, we use Ceiling[I/ms] 
slots for stage s to trade off solution time versus quality. We denote this heuristic by 
PG (H) as shown in Tables 4.4-4.18. We applied this heuristic to all 34 test problems. 
In spite of the reduction in binary variables, PG (H) failed to solve ten 
examples (8.2, 10, 11, 13.3, 16, and 17) within 5000 s. The final integer solutions for 
four (8.2, 10, 11.1, and 16.1) of these were suboptimal. In contrast, F31 and F32 solved 
almost all problems except Example 10 optimally within 5000 s. In Example 14, PG 
F31 (H). In Example 12.1, PG (H) was faster than 
F31, F32, and F31 (H), but slower than F11 (H). In Examples 12.2 and 13.2, PG (H) 
was faster than F31 and slower than F32. While in Example 13.1, PG (H) was faster 
than F32 and slower than F31. However, in the rest 28 examples, formulations F31 and 
F32 were faster than PG (H). PG (H) solved 24 examples within 5000 s and 
remarkably achieved optimal solutions in all cases. However, its solution times were 
considerably longer than those of F31 or F32. The reason for this success of PG (H) in 
obtaining optimal solutions seems to be a more or less even distribution of processing 
euristic 3 
(H) was faster than F31, F32, and 
times of batches in each stage.  
The relative MIP ranks (Table 4.19) of the three heuristics [F11 (H), F31 (H), 
and PG (H)] are 1.012, 1.007, and 1.005. Thus, F31 (H) and PG (H) are quite close in 
solution quality and are better than F11 (H). However, the CPU time ranks are 66.7, 
37.4, and 1.26 for F11 (H), PG (H), and F31 (H). Clearly, F31 (H) is at least 30 times 
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faster than the other two heuristic methods. Interestingly, the CPU time ranks of even 
F31 and F32 are 3.82 and 6.23 respectively, which are much better than F11 (H) and 
PG (H). Hence, F11 (H) and PG (H) are clearly not attractive. In contrast, F31 (H) is 
roughly three times faster than F31 and gives solutions within 0.7%. 
A major disadvantage of PG (H) versus F31 (H) is that at least I slots must 
exist in each stage. It is not possible to reduce the number of binary variables any 
further. Thus, the model quickly reaches a problem size beyond which it cannot solve. 
In contrast, F31 (H) offers simplification that is proportional to the problem size and 
thus its solution time is limited irrespective of the problem size. Thus, F31 (H) seems 
to be the heuristic to obtain a quality solution in reasonable solution time.  
However, because F31 (H) is constructed based on the batches processing 
times at each specific stage individually, there is a lack of consideration of the 
connection of stages. For some special cases when batch processing times at some of 
the stages are magnitudes larger than those at the other stages, simply applying F31 (H) 
is not the optimal way. Clearly, specific rules are required for these special problems 
based on F31 (H). 
4.5 LARGER PROBLEMS 
We consider a 5-stage, 25-unit plant with the same structure as in Pinto & Grossman 
(1995) except the parallel units in each stage are identical. We consider three slightly 
larger examples, namely Example 18 with 30 batches, Example 19 with 40 batches, 
and Example 20 with 50 batches. We set 10000 s as the upper limit for CPU time. For 
the sake of brevity, we do not present the processing time data for these examples. 
We use a slight modification of Heuristic 2 for these problems. Specifically, we 
compute the total average processing time (TAPT) for each batch as /is sPT m∑ , list 
s
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the batches in the increasing order of their TAPTs, and name batches in the list as 1, 
2, …, I. The reason that we use TAPT here is that we try to include not only the factor 
of batch processing time but also the factor of numbers of parallel units in stages. For 
the convenience of description, we divide the I batches into two groups. The first 
Floor[I/2] batches in the list make up the first group. In a specific stage, we allow the 
 
platform as the previous sections. Solution statistics are shown in Table 20. For 
comparison, we also list the solutions by F31. 
Although F31 gives (Table 20) an integer solution for each example, the MILP 
solver terminates due to memory overflow within 10000 s (8832 s for Example 18, 
6582 s for Example 19, and 8319 s for Example 20). F31 (H) has almost ten times 
first batch (i = 1) with the smallest TAPT to connect with four batches (i=I–3, I–2, I–1, 
I) with largest TAPTs, allow the second batch (i=2) to connect with four batches as I–4, 
I–3, I–2, I–1, and so on. Specifically, for the first batch we have 1is = {i = I–3, I–2, I–1, 
I} and I1s = {i = I–3, I–2, I–1, I}; for the second batch we have 2is = {i = I–4, I–3, I–2, 
I–1} and I2s = {i = I–4, I–3, I–2, I–1}. We continue this process, until only 4 (5 if I is 
odd) batches left in the first group and 4 batches left in the second group. We allow 
these 4/5 batches in the first group and 4 batches in the second group to connect with 
each other. Note that the reason we choose four batches in the second group each time 
is that we observe that the smallest number of identical units among these stages is 3 
so that we choose 4 (3+1) batches every time from the second group. Note that we 
apply this procedure to all the stages which is a bit different from heuristic 2 for the 
previous problems in which we used different procedure in different stages. The reason 
is that with this we can not only simplify the heuristic process for these large problems 
but also take care of the factors of batches in different stages by considering TAPT. 
We apply this process to the three problems and solve them in the same computation
75 
Chapter 4. Identical Parallel Units 
fewer binary variables and nonzeros than F31 and terminates at 10000 s for all three 
examples. Additionally, F31 (H) finds better makespan for all these three problems 
(F31(H) vs. F31: 664 tu vs. 685  Exa le 19; 
and 1240 tu vs. 1360 tu for Exa 20). ion in 
which we used 5000 s as the upper limit for CPU 00 s here. The 
reason is that F31 terminates between 5000 s and 10000 s for all these problems and 
more com for it is m ngless.
4.6 CONCLUSION 
In this chapter, we presented eight MILP rmulation variations using slot-based and 
sequ t a 
multi-stage process with identical parallel units can be scheduled much more 
efficiently than a process with ident P formulation 
that avoids assigning batches to individual units. Based on extensive numerical 
evaluation involving thirty four test problems of varying sizes, we conclude that our 
sequence-based formulations (F31 and F32) outp  literature formulations and 
other novel slot-based formulations presented in this paper by at least an order of 
magnitude. Similarly, among the several heuristic methods derived from these 
formulations, F31 (H) derived from F31 also finds solutions within 0.7% of the optima 
on an average and saves almost 67% of CPU time. An attractive feature of this 
heuristic is that it offers flexibility of simplification in solving larger problems. Finally, 
our work on and novel formulations for this simplified problem has inspired new 
formulations for solving the general problem with non-identical parallel units. 
However, the fact remains that this is a difficult problem and further work is in order. 
 tu for mple 18; 906 tu vs. 1076 tu for Examp
mple  Unlike the previous numerical evaluat
time, we choose 100
putation time eani  
fo
ence-based continuous-time representations. We successfully demonstrated tha
non- ical parallel units using a MIL
erform
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Table 4.1 Various formulations and their constraints 
Time Representation Formulation Equations 
F11 4.1 a, 4 4.1 .1-4.5 .9, 4.10, 1-4.12, 4 6a, b
F12 4.1- a, 4.9 4.1 4.16a4.5 , 4.10, 3-4.15, , b
F13 4.1, 4.2, 4.5a, 4.15, 4.16c, d, 4.17-4.21Slo ed 
11 (H 4.1a, 4.2a, 4.3, 4.4, 4.5b, 4.9-4.11, 4.12c, 4.1 6a,
t-bas 1 
F ) 2d, 4.1  4.16b 
F21 4.9a, 4.10, 4.11, 4.16b, 4.23-4.26, 4.27b, 4 0, 4.28-4.3 .32a 
F22 4.9a .10, 4 4.14a a, 4.14. 4.26  4. 4.3
, 4 .13a, , 4.15 6b, 
23- , 4.27b, 28-4.30, 2a Slo ed 
F23 4.1 , 4.16 a, 4 3-4.264.27b, 4.28-4.29, 4.30c-d, 4.32b 
t-bas 2 
5a c, 4.17 .19, 4.2 , 
F31 4.1 4.16b 4.3 a, 4.30, , 4.33, 4a, 4.37 8 Seque -bas  F32 4.1  4.16b , 4.3 a, 4nce ed 0, , 4.33 4, 4.37 .38 
 
4.2 cess  tim s the il e e  (Exam le 
9.1) 
atch tage 1 Stag
Table Pro ing es (tu) of batche in lustrativ xample p
B S e 2
O1 11 28 
O2 17 29 
O3 17 31 
O4 9 24 
O5 7 38 
O6 16 37 
O7 13 31 
O8 20 15 
77 
Chapter 4. Identical Parallel Units 
Tab on 
Example Batches Sta
le 4.3 Summary of example data for numerical evaluati
gesNumbers of Parallel UnitsRanges of Processing Times (tu)
 e tage 3I S m1 m2 m3 Stage 1 Stag  2 S
1.1, 5.1 6, 7 2 2 2 - 10-28 16-24 - 
1.2, 5.2  2 58 15-656, 7 2 2  - 21-  - 
2.1, 6.1  2 29 15-196, 7 2 3  - 16-  - 
2.2, 6.2  2 61 20-446, 7 2 3  - 20-  - 
3.1, 7.1 7 2 - 55 -26, 2 4  21- 13 9 - 
3.2, 7.2 7 2 - 58 7-26, 2 4  21- 1 8 - 
4.1, 8.1 7 5 3 7 -15 36, 3 2   3- 9  -10 
4.2, 8.2 7 5 3 42 5-10 21-6, 3 2   16- 5 6 51 
9.1  4 - 0 15-38 -8 2 2 7-2  
9.2  - 48 36-68 -8 2 2 4 11-  
10  4 - 49 57-92 10 2 2 16- - 
11.1  5 3 2 39-68 11-48 8 3 2 6-1
11.2 8 3 2 5 3 10-28 39-68 21-37 
12.1 15-31 8 2 2 2 5 - 17-3 - 
12.2 2 5 15-31 8 2 2 - 17-3 - 
13.1 2 9 12-19 8 2 3 - 16-2 - 
13.2 2 3 17-44 8 2 3 - 16-5 - 
13.3  2 - 1 7-198 2 3 10-2  - 
14  2 - 3 -49 2 3 16-5 17 4 - 
15.1  4 - 1 -38 2 3 5-2 12 7 - 
15.2  4 - 9 57-89 -8 2 3 16-4  
16.1  4 - 1 11-37 -10 2 3 5-2   
16.2  4 - 9 57-92 -10 2 3 16-4   
16.3  4 - 8 36-6810 2 3 11-4  - 
17.1  4 - 9 56-9211 2 3 16-4  - 
17.2 11 2 3 4 - 11-48 36-68 - 
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Table 4.4 Model and solution statistics for Example 1 






















Time (s  Node
F11 144 4 23 3.5 4   2181 147 4  6 7 0 16.2 1742
F12 144 4 27 3.5 4  325 123 3  6 7 0 92.5 21754
F13 144 5 95 3.5 4   289 152 2  6 7 0 82.8 20010
F21 72 9 07 51 6  3325 174 5 7 12.9 5000 236823
F22 72 9 59 51 4   1297 162 4 7 2.7 5000 144381
F23 72 2 43 51 4   6373 181 4 7 14.1 5000 158713
F31 60 4 58 51 4    73 50 1 7 0 0.50 1720
F32 60 4 98 51 4    73 194 3 7 0 0.39 1291
GK 84 8 82 51 4   121 118 13 7 0 1.71 2478
PG 140 2 48 51 4   205 137 3 7 0 10.4 18566
P 84 6 20 51 4    G (H) 133 83 2 7 0 3.22 8336
Example 1.2 (S = 2, m1 = 2, m2 = 2, I = 6 ) 
F11 144 4 23 0. 5   4181 147 4  12 5 14 0 44.4 4903
F12 144 4 27 0. 5   6325 123 3  12 5 14 0 598 18380
F13 144 5 95 0. 5   4289 152 2  12 5 14 0 512 15157
F21 72 9 07 96 5  7325 174 5 14 0 2970 128969
F22 72 9 59 96 5   2297 162 4 14 0 4886 92504
F23 72 2 43 96 5   1373 181 4 14 4.83 5000 105283
F31 60 4 58 96 5    73 50 1 14 0 1.41 5301
F32 60 4 98 96 5    73 194 3 14 0 1.02 3900
GK 84 8 16 96 5    121 118 3 14 0 1.66 3701
PG 140 2 48 96 5   205 137 3 14 0 37.1 69200
P 84 6 20 96 5   5G (H) 133 83 2 14 0 8.55 2579
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Table 4.5 Model and solution statistics for Example 2 

























F11 181 14 416 50. 72 0 61.7 8144 30 5 5336
F12 325 11 320 50. 72 0.57 5000 15144 90 5 00646
F13 2 14 28 50. 72 0 3 8144 89 59 7 5 227 96519
F21 325 17 506 44 72 4.17 5 172 43 000 750330
F22 3 16 45 44 72 2.78 5 872 97 23 8  000 47811
F23 3 18 44 44 72 2.78 572 73 06 2  000 879331
F31 7 50 158 44 72 0 0.48 1940 60 3 4
F32 7 19 398 44 72 0 0.78 2827 60 3 44
GK 133 13 353 44 72 0 8.28 290 74 2161
PG 223 15 378 44 72 0 54.8 1154 02 14773
PG (H) 1 83 21 44 7 0 1 484 33 2 8  2  5.8 9962
Example 2.2 (S = 2, m1 = 3, m2 = 2, I = 6) 
F11 181 14 416 105 14 0 19.2 2144 30 .5 1 6907
F12 3 11 32 105 14 0 2 7144 25 90 0 .5 1 618 72495
F13 2 14 28 105 14 0 1 3144 89 59 7 .5 1 283 77621
F21 325 17 506 101 14 2 172 43 1 0 929 630806
F22 3 16 45 101 14 0 1 372 97 23 8 1 394 16751
F23 3 18 44 101 14 9.28 5 872 73 06 2 5 000 61670
F31 73 50 15 101 14 0 0.44 1694 60 4 8 1
F32 73 19 39 101 14 0 0.64 2464 60 44 8 1
GK 133 13 353 101 14 0 5.88 190 74 1 6324
PG 223 15 378 101 14 0 54.3 1154 02 1 32982
PG (H) 1 83 21 101 14 0 6 284 33 2 8 1  .48 1241
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Table 4.6 Model and solution statistics for Example 3 



















F11 144  8 9 68 78  181 139 40 0 6.83 9375 
F12 144  8 3 68 78  325 115 31 0 162 63803
F13 144  5 9 68 78  289 140 27 0 224 83043
F21 72 325 7 5 68 78  173 50 0 2325 1130274
F22 72 397 7 7 68 78  161 45 0 1545 414957
F23 72 373 0 1 68 78   180 44 7.63 5000 1005839
F31 60 73 4 8 68 8   50 15 7 0 0.17 175 
F32 60 73 4 8 68 8   194 39 7 0 0.17 197 
GK 96 145 0 0 68 78  156 39 0 1.48 3012 
PG 154  8 6 68 78  223 149 37 0 28.8 86323
PG (H) 98 151 8 68 78  962 24 0 5.05 20083
Example 3.2 (S = 2, m1 =  4, m2 = 2, I = 6) 
F11 144  8 9 86 88  181 139 40 0 2.92 3851 
F12 144  8 3 86 88  325 115 31 0 1763 443784
F13 144  5 9 86 88  289 140 27 0 951 187193
F21 72 325 7 5 86 88   173 50 2.27 5000 1928753
F22 72 397 7 7 86 88  161 45 0 3645 593557
F23 72 373 0 1 86 88  180 44 0 2673 347797
F31 60 73 4 8 86 8   50 15  8 0 0.25 617 
F32 60 73 4 8 86 8   194 39  8 0 0.20 542 
GK 96 145 0 0 86 88  156 39 0 1.42 3323 
PG 154  8 6 86 88 8 223 149 37 0 18. 54413
PG (H) 98 151 8 86 8  962 24  8 0 2.78 9992 
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Table 4.7 Model and solution statistics for Example 4 
Exa  6) mple 4.1 (S = 3, m1 = 2, m2 = 5, m3 = 3, I =
Variables 













F11 2 2   16 71 2076 609 29 32 7.24 5000 3154420
F12 216 4  1 87 1716 313 29 33 12. 5000 991503
F13 21 4   6 33 2203 421 29 35 17.1 5000 932170
F21 10 487  1 18 2604 759 29 33 12. 5000 121351
F22 10 5  1 68 95 2424 687 29 35 17. 5000 75276
F23 1 5  7 08 59 2741 663 29 34 14. 5000 804021
F3 90 1   1 09 756 237 29 32 0 0.36 1314
F32 90 1   09 2916 597 29 32 0 0.39 1198
GK 150 22 1.28 1934 9 2526 622 29 32 0 
PG 2 3  5 724 25 2176 546 29 32 6.2 5000 1124346
P 2   G (H) 154 35 1506 386 29 32 0 37.8 98431
E S 1 = 2  m3 = I = 6xample 4.2 ( = 3, m  2, m  = 5,  3, ) 
F 21 271  11 6 2076 609 160 181 0 126.6 97043
F12 21 4 66 87 1716 313 160 186 14.0 5000 82493
F13 2 416 33 2203 421 160 191 16.2 5000 539984
F2 1 487 1 08 2604 759 160 187 14.4 5000 1064017
F22 108 595 2424 687 160 186 14.0 5000 571510
F23 108 559 2741 663 60 195 16.9 5000 5556951
F31 90 109 756 237 160 181 0 0.53 1970 
F32 90 6 1710 109 2916 597 160 181 0 0.5
GK 150 229 30.7 59275 2526 622 160 181 0 
PG 224 764 5220447325 2176 546 160 181 0 
P 5 3G (H) 154 235 1 06 86 160 181 0 73.3 176712
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Table 4.8 Model and solution statistics for Example 5 























F11  2 5 7 8 5.23 196 239 072 64 1.5 6 5000 2103455
F11 (H)  1 5 7 8  147 190 974 50 1.5 5 0 1633 617530
F21  2 6 51 898 435 377 76 7 37.0 5000 1247347
F31  7 2 5 8  84 99 00 12 1 5 0 18.3 74634
F32  3 6 5 8  84 99 220 32 1 5 0 6.62 20683
GK 112 1 4 51 8155 624 24 5 0 173 386474
PG 192 1 4 5 8  269 888 66 1 5 0 53.6 91704
PG (H) 128 1 3 5 8  189 272 22 1 5 0 19.4 45359
Example 5.2 (S = 2, m1 = 2, m2 = 2, I = 7) 
F11  2 5 14 1  196 239 072 64 3.5 66 0 1425 928272
F11 (H)  1 5 14 1  147 190 974 50 3.5 66 0 17.4 9357 
F21  2 6 9 198 435 377 76 6 71 25 5000 1270437
F31  7 2 9 1  184 99 00 12 6 66 0 29.1 14767
F32  3 6 9 1  84 99 220 32 6 66 0 15.4 51895
GK 112 1 4 9 1  155 624 24 6 66 0 73.0 146920
PG 192 1 4 96 1269 888 66 66 0 591 1073137
PG (H) 128 1 3 96 1189 272 22 66 0 113 308991
 
Table 4.9 Model and solution statistics for Example 6 
Example 6.1 (S = 2, m1 = 3, m2 = 2, I = 7) 
Variables 






















Time (s  Nodes
F11 196 239 7 6 .5 6 0 1200 55 58 81 5.5 500 349958
F11 (H) 147 190 9 2 .5 0 0 5190 54 58 81 19 10214
F21 98 435 0 5 4 4 3 0 5237 67 4 8 29. 500 140700
F31 84 99 0 2 4 0 5 770 21 4 81 31. 14957
F32 84 99 0 2 4 1 0 0 322 63 4 8 25. 96413
GK 119 169 6 4 4 1 0 7 6187 47 4 8 67 132022
PG 216 299 5 8 4 1   211 51 4 8 0 203 356468
PG (H) 136 199 5 8 4 1 0  134 33 4 8 124 249168
Example 6.2 (S = 2, m1 = 3, m2 = 2, I = 7) 
F11 196 239 7 6 6 2  0 9200 55 11 15 0 287 223932
F11 (H) 147 190 9 2 6 2   190 54 11 15 0 47.2 29356
F21 98 435 0 5 1 4 2 0 1237 67 10 15 20. 500 140943
F31 84 99 0 2 1 2 0 9 70 21 10 15 15. 60718
F32 84 99 0 2 1 2 0 7 322 63 10 15 11. 44238
GK 119 169 6 4 1 2   187 47 10 15 0 374 960839
PG 216 299 5 8 1 2   7211 51 10 15 0 766 146109
PG (H) 136 199 5 8 1 2   134 33 10 15 0 760 1874729
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Table 4.10 Model and solution statistics for Example 7 












ime (s) Nodes 
F11 1 2281 96 239 1956 548 68 86 0 1906347
F1  1 62.3 1 (H) 47 190 1858 534 68 86 0 41290 
F21 98 13.6 5000 1876396435 2363 674 68 88
F31 84 0 1.27 99 700 212 68 86 5417 
F32 84 0 1.07 99 3220 632 68 86 3355 
GK 12 183 2128 0 157 36 524 68 86 35775
PG 2 3 0 234 24 09 2188 534 68 86 429419
PG  1 3(H) 28 189 1264 318 68 86 0 29 1170503
Exam 2 2, m 4, m  2, I = 7) (S = ple 7. 1 = 2 =
F11 196 23 37.1 39216 9 1956 548 86 101 0 
F 1 0 111 (H) 47 190 1858 534 86 101  3.5 11241 
F21 98 18.1 5 1435 2363 674 86 105 000 374981
F31 84 0 0.98 99 700 212 86 101 3994 
F32 8 0 1.86 4 99 3220 632 86 101 5820 
G 1 1 0 24.1 K 26 83 2128 524 86 101 52278 
P 2 121 G 24 309 2188 534 86 101 0 203957
P 1 0 3G (H) 28 189 1264 318 86 101  3.7 105339
 
Table 4.11 Model and solution statistics for Example 8 
Example 8.1 (S = 3, m1 = 2, m2 = 5, m3 = 3, I = 7) 
Variables 












Time (s) Nodes 
F11 294 358 2896 817 29 36 15.3 5000 1684525
F11 (H) 196 260 2700 789 29 34 0 608 232647
F21 147 652 3543 1013 29 42 31.0 5000 953948
F31 126 148 1050 318 29 34 0 12.9 47003 
F32 126 148 4830 948 29 34 0 14.8 44148 
GK 196 286 3444 836 29 34 0 132 178479
PG 336 463 3278 799 29 35 14.3 5000 6267340
PG (H) 216 313 2123 529 29 34 0 3986 8457317
Example 8.2 (S = 3, m1 = 2, m2 = 5, m3 = 3, I = 7) 
F11 294 358 2896 817 199 233 10.8 5000 1548675
F11 (H) 196 260 2700 789 199 215 7.44 5000 1551172
F21 147 652 3543 1013 199 241 17.4 5000 368370
F31 126 148 1050 318 199 215 0 17.7 59174 
F32 126 148 4830 948 199 215 0 54.5 168120
GK 196 286 3444 836 199 215 4.19 5000 6620079
PG 336 463 3278 799 199 220 9.55 5000 5074698
PG (H) 216 313 2123 529 199 221 9.95 5000 10116605
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Table 4.12 Model and solution statistics for Example 9 
Example 9.1 (S = 2, m1 = 2, m2 = 4, I = 8) 
Variables 















F11 256  305 2638 707 58.25 76 7.57 5000 2388991
F21 128   561 3085 867 53 83 34.2 5000 837625
F11 (H)   5192 241 2510 691 8.25 76 0 196 89673
F31 112  129 928 274 53 76 0 12.0 44929
F32 112  129 4960 946 53 76 0 19.3 55544
F31 ) (H 80 97 672 210 53 78 0 5.58 23593
GK 160 85 2784 678 53 76 0 3752 5835400
PG 306 00 5885695 407 2998 716 53 76 9.21 50
PG (H) 144  209 1432 356 53 76 0 859 1802142
Exa .2 , 4, I ) mple 9  (S = 2, m1 = 2 m2 = = 8
F11 )   110.75  (H 192 241 2510 691 149 0 1097 486374
F31 112   129 928 274 102 149 0 84.7 265950
F32 112  129 4960 946 102 149 0 90.7 267196
F31 (H) 80 97 672 210 102 149 0 19.3 67483
GK 160 85 2784 678 102 149 2 5000 7771241
PG 306 00 5359546 407 2998 716 102 149 14.9 50
PG (H) 144  209 1432 356 102 149 0 321 759092
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Tab  11 le 4.13 Model and solution statistics for Examples 10 and
Example 10 (S = 2, m1 = 2, m2 = 4, I = 10) 
Variables 
M
N C  












Time (s) Nodes 
F 3 3 4 10 1 17.2  106994011 (H) 00 61 222 65 92.25 245 5000
F31 180 201 14 4 1  80 22 23 232 4.7 5000 12576219
F32 180 201 10 18 1 1  120 62 23 234 4.1 5000 7492834
F 14 1 11 3 1 9.40  31 (H) 4 65 92 50 23 234 5000 11226448
GK 240 321 4 10 1360 46 23 235 15.3 5000 4492804
PG 506 6 4 11 139 978 52 23 240 41.9 5000 2131615
P 2 3 2 5 1 21.3  G (H) 42 27 410 76 23 243 5000 4537950
Exa  8) mple 11.1  (S = 3, m1 = 2, m2 = 5, m3 = 3, I =
F 2 3 3 1011 (H) 56 29 642 23 128 141 9.22 5000 1104385
F 1 1 13 4 131  68 93 92 11 28 141 0 518 1528901
F32 168 193 7 14 1440 19 28 141 0 462 1165098
F 12 1 10 3 131 (H) 0 45 08 15 28 141 0 167 507967
GK 248 353 4 10 1504 82 28 141 7.09 5000 5919015
PG 468 6 4 10 121 580 92 28 146 12.3 5000 4374065
P 2 3 2 5 1 11.7 G (H) 43 46 405 92 28 145 5000 5316094
Example 11.2  (S = 3, m1 = 2, m2 = 5, m3 = 3, I = 8) 
F11 (H) 256 329 3642 1023 114 155 11.6 5000 1305919
F31 168 193 1392 411 114 155 0 13.0 35200 
F32 168 193 7440 1419 114 155 0 131 304070
F31 (H) 120 145 1008 315 114 157 0 23.6 69097 
GK 248 353 4504 1082 114 155 0 1967 2030229
PG 468 621 4580 1092 114 160 23.8 5000 4039395
PG (H) 243 346 2405 592 114 155 11.6 5000 6096534
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Table 4.14 Model and solution statistics for Example 12 
Example 12.1  (S = 2, m1 = 2, m2 = 2, I = 8) 
Variables 
















ime (s) odes 
F11 (H) 192 241 2674 709 96.25 118 0 179 52005 
F31 112 129 928 274 66 118 0 2 9950 392599
F32 112 129 4960 946 66 118 0 3 8206 579044
F31 (H) 0 9 396 113 800 242 66 118  75 344904
GK 144 193 2128 193 66 118 5.93 5 9000 940393
PG 252 341 2484 600 66 118 2.96 5 6000 616061
PG (H) 114 209 1440 360 66 118 0 6 1 10 089000
Example 12.2  (S = 2, m1 = 2, m2 = 2, I = 8) 
F11 (H) 192 241 2674 709 98.75 121 1 5 1.24 000 039362
F31 112 129 928 274 66 121 2.48 5 1000 6302999
F32 112 129 4960 946 66 121 0 1 3024 156733
F31 (H) 96 113 800 242 66 121 0 1 62 982 81191
GK 144 193 2128 193 66 121 6.61 5000 1E+07
PG 252 341 2484 600 66 121 10.5 5 5000 722292
PG (H) 114 209 1440 360 66 121 0 1 2 434 898457
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Table 4.15 Model and solution statistics for Example 13 
E  xample 13.1  (S = 2, m1 = 3, m2 = 2, I = 8)
Variables 













F11 (H) 192 241 2584 700 64.5 84 4.17 5000 2003186
F31 112 129 928 274 44 84 0 93.8 362953
F32 112 129 4960 946 44 84 0 624 2062746
F31(H) 90 107 752 230 44 85 0 112 456436
GK 152 209 2456 613 44 85 18.8 5000 9156560
PG 288 385 2828 678 44 85 1  1.7 5000 5743746
PG (H) 153 220 1523 378 44 84 0 592 1096003
Example 13.2  (S = 2, m1 = 3, m2 = 2, I = 8) 
F11 (H) 192 241 2584 700 124.5 141 0.35 5000 1590680
F31 112 129 928 274 86 141 0 1569 5293849
F32 112 129 4960 946 86 141 0 40.1 121132
F31 (H) 90 107 33074752 230 86 141 0 8.30 
GK 152 209 2456 613 86 141 0 679 1323710
PG 288 385 2828 678 86 141 0 2378 2779157
PG (H) 153 220 1523 378 86 141 0 172 321738
Example 13.3  (S = 2, m1 = 3, m2 = 2, I = 8) 
F11 (H) 192 241 2584 700 47 58 4  .31 5000 2011288
F31 112 129 928 274 36 58 0 645 2496295
F32 112 129 4960 946 36 58 0 1076 3247792
F31 (H) 90 107 524196752 230 36 58 0 138 
GK 152 209 2456 613 36 58 0 4304 7790746
PG 288 385 2828 678 36 58 8  .62 5000 4589428
PG (H) 153 220 1523 378 36 58 1  .72 5000 1.1E+07
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Tab  15 le 4.16 Model and solution statistics for Examples 14 and
Example 14  (S = 2, m1 = 3, m2 = 2, I = 9) 
Variables 















F11 (H) 243 298 3395 878 143 1   59 5.03 5000 1220398
F31 144 163 1188 344 86 1   59 0 1305 4399907
F32 144 163 7236 1352 86 1  59 0 446 1039544
F31 (H) 118 137 980 292 86 1   59 0 260 773927
GK 189 253 3114 770 86 1   59 19.5 5000 6307681
PG 370 481 3641 858 86 1  59 0 2123 1889874
PG (H) 190 265 1895 462 86 1  59 0 126 234734
Example 15.1  (S = 2, m1 = 3, m2 = 4, I = 8) 
F11 (H) 192 241 2420 682 48.75 64 0 428 263043
F31 112 129 928 274 48 64 0  0.88 3782 
F32 112 129 4960 946 48 64 0  3.31 13188
F31 (H) 74 91 624 198 48 64 0  0.25 481 
GK 168 241 3112 743 48 64 0  24.5 38506
PG 342 451 3342 794 48 64 21.9  5000 6032612
PG (H) 153 220 1515 374 48 64 0 104 219527
Example 15.2  (S = 2, m1 = 3, m2 = 4, I = 8) 
F11 (H) 192 241 2420 682 149.75 177 0 214 141788
F31 112 129 928 274 123 177 0  0.27 672 
F32 112 129 4960 946 123 177 0  0.46 830 
F31 (H) 74 91 624 198 123 177 0  0.36 1207 
GK 168 241 3112 743 123 177 0 6.98 9066 
PG 342 451 3342 794 123 177 0 3529 3875889
PG (H) 153 220 1515 374 123 177 0 204 448738
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Table 4.17 Model and solution statistics for Example 16 
Example 16.1  (S = 2, m1 = 3, m2 = 4, I = 10) 
Variables 












me (s) Nodes 
F11 (H) 300 361 4070 1054 55.5 66 9 5 1.85 000 128411
F31 180 201 1480 422 48 65 0 84 2.09 53883
F32 180 201 10120 1862 48 65 9.23 50 100 0363731
F31 (H) 136 157 1128 334 48 65 0 1 8.3 58300 
GK 250 341 4870 1147 48 65 1.54 5 4000 476596
PG 572 717 5616 1294 48 66 21.2 5 3000 416440
PG (H) 264 353 2620 622 48 66 2 5 67.3 000 663374
Example 16.2  (S = 2, m1 = 3, m2 = 4, I = 10) 
F11 (H) 300 361 4070 1054 192.25 235 1 5 13.7 000 011118
F31 180 201 1480 422 123 232 0 42.8 131915
F32 180 201 10120 1862 123 232 0 60.5 132307
F31 (H) 136 157 1128 334 123 234 0 1 7.6 46151 
GK 250 341 4870 1147 123 232 0 1 1968 672811
PG 572 717 5616 1294 123 232 40.1 5 1000 469661
PG (H) 264 353 2620 622 123 232 10 5 5.3 000 869523
Example 16.3  (S = 2, m1 = 3, m2 = 4, I=10) 
F11 (H) 300 361 4070 1054 140.75 164 9.15 5000 1329283
F31 180 201 1480 422 114 164 0 20.8 63087 
F32 180 201 10120 1862 114 164 0 105 224267
F31 (H) 136 157 1128 334 114 170 0 14.4 46959 
GK 250 341 4870 1147 114 171 11.1 5000 4437795
PG 572 717 5616 1294 114 167 28.7 5000 2012608
PG (H) 264 353 2620 622 114 164 5.49 5000 5435515
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Table 4.18 Model and solution statistics for Example 17 














Time ( ) Node
F11 36 30 1 206.25  19(H) 3 4 5117 270 247 14.4 5000 11411
F31 220 43 122 1804 508 123 236 0 288 7389
F32 220 43 2 0942 13684 488 123 236 0 989 1668
F31 17 93 15(H) 0 1 1404 408 123 240 0 73.1 1708
GK 297 97 1  2313 5896 382 123 240 18.8 5000 2911
PG 708 71 1 1988 6963 586 123 240 40.8 5000 1141
PG 28 81  52(H) 8 3 2868 676 123 236 30.1 5000 41115
Exam .2  , , , ) ple 17 (S = 2 m1 = 3  m2 = 4  I = 11
F11 36 30 1 150.25  74(H) 3 4 5117 270 185 15.8 5000 9748
F3 22 43  6031 0 2 1804 508 114 170 0 585 1536
F 2 43 2  1432 2 0 2 13684 488 114 170 0 1233 22824
F31 (H) 170 193 1404 408 114 170 0 94.0 247150
GK 297 97 1  303 5896 382 114 180 18.9 5000 35352
PG 70 71 1  758 8 6963 586 114 172 29.1 5000 12997
PG 8 81  23 2(H) 8 3 2868 676 114 170 20 5000 42544
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traints MIP IP Ti
F11 2.40 2.48 1.000 1.000 109 40.4 2.82 2.62
F12 2.40 4.46 34 1. 1. 3141 278   2. 1.82 000 007
F13 2.4 96 .90 1. 1. 536 201 0 3.  2 1.81 000 018 2
F21 1.20 4.46 5 1.011 10187 1298 3.45 3.20 0.92
F22 1.20 5.06 22 0 1. 578   3. 2.90 .925 015 9025 
F23 1.2 11 .59 0. 1. 828 710 0 5.  3 2.80 925 021 11
F31 1.00 1.00 5 1.000 1.10 1.13 1.00 1.00 0.92
F32 1.00 1.00 1.000 1.13 1.12  3.86 2.52 0.925
GK 1.54 1.88 6 0 1. 8.22 5.78    2.8 2.79 .925 000
PG 2.4 97 89 0 1. 191 9 2.  2. 2.32 .925 000 214 
PG (H) 1  1.80 1.49 0.925 1.000 25.9 26.7 .53 1.96 
Stage 2 
F11 2.33 2.46 2.84 2.61 1.000 1.019 272 59.4 
F11 (H) 1.70 1.88 2.69 2.54 1.000 1.000 23.5 4.44 
F21 1.17 4.40 3.38 3.18 0.865 1.063 695 59.1 
F31 1.00 1.00 1.00 1.00 0.865 1.000 1.34 1.99 
F32 1.00 1.00 4.60 2.89 0.865 1.000 1.27 1.56 
GK 1.45 1.76 2.81 2.32 0.865 1.000 32.1 23.0 
PG 2.54 2.99 2.99 2.41 0.865 1.007 68.6 40.6 
PG (H) 1.59 1.98 1.89 1.57 0.865 1.003 39.9 37.1 
Stage 3 
F11 (H) 2.20 2.30 3.58 3.23 1.000 1.012 66.7 9.54 
F31 1.31 1.27 1.30 1.28 0.769 1.000 3.82 5.68 
F32 1.31 1.27 7.69 4.88 0.769 1.000 6.23 7.21 
F31 (H) 1.00 1.00 1.00 1.03 0.769 1.007 1.26 1.84 
GK 1.82 1.90 3.85 2.81 0.769 1.008 58.1 34.3 
PG 3.68 4.06 4.33 3.45 0.769 1.010 128 44.8 
PG (H) 1.74 2.12 2.13 1.76 0.769 1.005 37.4 26.7 
Overall 
F31 1.00 1.00 1.00 1.00 1.000 1.000 1.33 1.49 
F32 1.00 1.00 5.04 3.27 1.000 1.000 1.70 1.60 
GK 1.44 1.66 2.90 2.35 1.000 1.004 19.0 10.1 
PG 2.66 3.10 3.14 2.53 1.000 1.007 74.2 30.3 
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Table 4.20 Solution statistics for Examples 18-20 









F31 4350 3 0 685 8832a510
F31 (H) 0 5 664 10000 60  100 
Exa le 19 = ) mp  (I  40
F31 7800 6 0 1076 6582 a280
F31 (H) 6 10000 800 800 906 
Example 20 (I = 50) 
F31 12250 9 0 1360 8319 a850
F31 (H) 0 8 1240 10000 100  500 
a Out of memory 
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Table 4.21 Processing times (tu) of batches in Examples 1-8 
 S1 S2 S1 S2 S3
O1 11 22 21 14   
O2 10 24 29 15   
O3 28 23 22 19   
O4 14 20 21 26   
O5 11 21 55 13   
O6 21 17 51 15   





O1 21 57 21 17   
O2 40 39 40 19   
O3 58 28 58 28   
O4 44 15 44 15   
O5 21 37 21 17   
O6 31 65 31 25   





O1 26 17 4 9 6 
O2 25 19 3 12 4 
O3 18 18 4 15 9 
O4 29 15 4 14 6 
O5 16 17 6 13 10
O6 26 15 5 11 3 





O1 61 32 26 97 34
O2 20 44 25 79 24
O3 48 33 33 105 22
O4 34 20 29 55 45
O5 51 42 16 57 21
O6 61 40 26 65 42
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Table 4.22 Processing times (tu) of batches in Examples 9-17 
  S1 S2 S1 S2 S1 S2 S3 S1 S2 S3 
O1 11 28 11 36 9 57 11 11 57 34 
O2 17 29 30 57 9 39 30 11 39 24 
O3 17 31 48 39 12 68 48 11 68 24 
O4 9 24 34 68 10 55 34 10 68 22 
O5 7 28 11 55 6 57 11 28 57 21 
O6 16 27 21 57 7 65 21 14 52 35 
O7 13 31 37 65 11 66 37 11 66 37 
O8 20 15 14 66 8 52 14 22 52 37 
  9.1 9.2 11.1 11.2 
  S1 S2 S1 S2 S1 S2 S1 S2 S1 S2 
O1 32 31 32 31 26 17 16 32 11 7
O2 34 15 34 15 25 19 35 44 10 19 
O3 23 18 34 15 18 18 53 33 28 8
O4 20 29 20 29 29 15 39 20 14 10 
O5 17 21 17 21 16 17 16 42 11 17 
O6 35 31 35 31 26 15 26 40 21 15 
O7 26 17 20 15 27 16 42 21 17 11 
O8 17 19 17 29 24 12 19 17 14 7
  12.1 12.2 13.1 13.2 13.3
  S1 S2 S1 S2 S1 S2 S1 S2 S1 S2 
O1 16 32 21 27 21 87 11 36 21 87 
O2 35 44 9 14 20 89 30 57 20 89 
O3 53 33 14 24 48 58 48 39 48 58 
O4 39 20 7 37 49 65 34 68 49 65 
O5 16 42 5 12 21 57 11 55 21 57 
O6 26 40 9 34 16 85 21 57 16 85 
O7 42 21 8 32 47 76 37 65 47 76 
O8 19 17 8 15 24 82 14 66 24 82 
O9 27 37 9 16 27 92 22 52 27 92 
O10 19 11 41 78 46 68 41 78 
O11 
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CHAPTER 5 
NON-IDENTICAL PARALLEL UNITS (UIS/UW) 
In this chapter, we develop several novel slot-based 4-index and 3-index continuous-
time formulations for scheduling a set of batches in a multi-stage batch plant with non-
identical parallel units in each stage to maximize productivity or minimize makespan. 
In fact, problems in this chapter are similar to Chapter 4 except units in a specific stage 
are non-identical. Then, we evaluate them rigorously using about twenty-two examples 
along with the models of Castro & Grossmann (2005) and Gupta & Karimi (2003). 
Then, we develop several heuristic models based on some of our best models and 
evaluate their performance for larger problems. We begin with a detailed description of 
mathematical formulations. 
5.1 MATHEMATICAL FORMULATIONS 
Throughout this chapter, we treat time as continuous and model it in terms of ordered, 
contiguous slots of variable and unknown lengths. We define three types of slots. One 
that models time on a unit j, we call it unit-based slot or simply unit-slot (Figures 5.1 
and 5.2). One that models time on a stage s in this multi-stage process, we call it a 
stage-slot (Figure 5.1). Finally, the one that represents time for the entire multi-stage 
process, we call it a process-slot (Figure 5.2). Both unit-slots and process-slots have 
been used in the previous literature, albeit with different names. For instance, Pinto & 
Grossmann (1995) and Lim & Karimi (2003) used unit-slots. Since the start/end times 
of slots on various units need not be synchronized with each other, Lim & Karimi 
(2003) called them asynchronous slots, while Pinto & Grossmann (1995) called them 
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unit time slots. Lamba & Karimi (2002a,b) and Sundaramoorthy & Karimi (2005)  
used one and the same series of slots for the entire process, so their slots were nothing 
but process-slots. However, since the start/end times of slots are the same on all units, 
they called them synchronous. We feel that naming slots based on various entities such 
as unit, stage, and process is a less ambiguous approach. In this chapter, we develop a 
series of models using the above first two types of slots (Figure 5.1), either 
individually or in combinations. 
 
Figure 5.1 Unit-slots and stage-slots for stage s in our formulations 
Because the performance of an MILP model depends (Karimi et al., 2004) so 
heavily and unpredictably on problem data and computing environment (hardware, 
operating system, and software) that most intuitive or theoretical guides for and means 
of developing superior models often fail to produce the desired results. These include 
different modeling techniques such as slot-based, sequence-based, event-based, etc.; 
linearization techniques such as convex-hull and big-M; model size considerations 
such as numbers of variables and constraints; etc. Our experience shows that, except in 
some special instances, it is extremely difficult to get a model that will perform 
uniformly best for all test problems. Furthermore, it is impossible to even predict if a 
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better approach may be to (1) develop a set of competitive models for any given 
problem rather than just one model, (2) use them all in parallel to solve a specific 
instance of the problem, and (3) terminate them all as soon as one of them gets the 
desired solution. With this paradigm, we attempt to develop a series of models in this 
paper, while consciously trying to improve one or more desirable characteristics from 
one model to the next. To this end, we begin with several models that use unit-slots. 
 
Figure 5.2 Unit-slots and process-slots for Sundaramoorthy & Karimi (2005) 
5.1.1 4-Index Models using Unit-slots 
Let Kjs denote the number of slots (k = 1, 2, …, Kjs) on unit j of stage s. In general, 
there seems no way to guess minimum required Kjs exactly, because we do not know 
exactly how many batches a unit will process in the optimal schedule. Underestimating 
any Kjs will result in a suboptimal solution. Clearly Kjs = I is the most conservative 
guess that will guarantee optimality. 
Now, to assign batches to various unit-slots, we define the following binary 
variable, 
{1 if unit  of stage  processes batch  in its slot 0 otherwiseijks j s iy = k   
 j ∈ Us, i ∈ Ij  
Slot 1 2 3 Slot K 
Unit Slots
 
Batch i Batch i' 1st Unit
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 j ∈ Us (5.1) 
where, vjks is a slack variable that is 0-1 continuous with the following 
definition, 
{1 if unit  of stage  processes no batch in its slot 0 otherwisejks j sv = k   j ∈ Us









  (5.2) 
Because it is not possible to guess Kjs perfectly, there will always be slots that 
are empty, i.e. the slots that process no batches. To push all such empty slots to stack 
up at the end of each unit’s schedule, we use, 
( 1)jks j k sv v +≤  j ∈ Us, k < Kjs (5.3) 
We now let tjks denote the time at which slot k on unit j of stage s ends. Clearly, 
each unit-slot must have sufficient length to allow the full processing of its assigned 
batch. In other words, 
( 1)
j
jks j k s ij ijks
i




 j ∈ Us, tj0s ≥ URTjs (5.4a) 
where, PTij is the time required to process batch i on unit j, and URTjs is the 
release time of unit j of stage s, or the earliest time at which unit j of stage s can accept 
its first batch. Note that eq. 5.4a does allow an empty slot to have a zero length. 
Considering release times is important, because in a practical situation, units will 
almost always be engaged in previous activities and meshing the upcoming operation 
schedule with these activities is crucial. However, when the release times of units are 
quite early, then the lower bound, tj0s ≥ URTjs, is weak. We can improve this lower 
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bound by realizing that a unit j in stage s cannot start processing its first batch, until it 
receives a batch from its preceding stages. Therefore, 
0 ,
max[ , min min ]
s i
j s js iji j js s
t URT P
′
T ′′ ′∈ ∈′<
= ∑ U J  j ∈ Us  (5.4b) 
While eq. 5.4 takes care of spreading the batches on a unit appropriately, we 
also need to ensure that each batch ends processing on a given stage first, before it can 
be processed on the subsequent stage. To this end, we define CTis as the time at which 
batch i leaves stage s and demand that, 
( 1)
s i
is i s ij ijks
j k
CT CT PT y−
∈ ∩
≥ + ∑ ∑
U J
 CTi0 ≥ BRTi (5.5) 
where, BRTi is the release time of batch i, or the earliest time at which batch i 
becomes available for processing on stage 1. 
Knowing which batch is processed in which slot, we can compute CTis in terms 












Several ways exist for linearizing the above equation. However, our experience 
(Liu & Karimi, 2006) shows that the convex-hull form of linearization results in many 
additional variables and usually performs slower, so we prefer to use the following 
big-M form of linearization. 
(1 )is jks ijksCT t M y≥ − −  j ∈ Us, i ∈ Ij (5.7a) 
(1 )is jks ijksCT t M y≤ + −  j ∈ Us, i ∈ Ij (5.7b) 
Finally, we use minimum makespan (MS) as the scheduling objective, which 
we compute by using, 
iSMS CT≥  (5.8) 
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≥ + ∑ U J  j ∈ Us (5.9) 
Although any one of eqs. 5.8 and 5.9 is sufficient to compute MS, we use them 
both, because they are both non-redundant due to the linearization (eqs. 5.7a,b) and 
give a tighter model. 
Eqs. 5.1-5.5 and 5.7-5.9 give us our first model, which we call M4VF. The 
label M4VF signifies that this model uses 4-index binary variables, is based on as the 
slack variables (V), and has nonzero slots in front (F). In spite of having some 
similarities with the models of Pinto & Grossmann (1995) and Castro & Grossmann 
(2005), M4VF differs from them in several ways. First, Pinto & Grossmann (1995) did 
not minimize makespan, but minimized earliness and/or tardiness, so they did not have 
eqs. 5.8 and 5.9. Furthermore, they used both start and end times of slots and batches 
and matched them both using suitable big-M constraints. Castro & Grossmann (2005) 
did consider makespan as an objective, used start and end times of slots and end times 
of batches as variables, and related batch-end times with slot-start times using big-M 
constraints. In contrast, we use and match only the end times of slots and batches. 
Additionally, our lower bounds on tj0s (eq. 5.4b) and makespan (eq. 5.9) are different 
from those used by Castro & Grossmann (2005) and as we show later in detail, our 
method gives tighter lower bounds and hence better RMIP objectives. 
Several variants of M4VF are possible. The first variant involves using ujks = 1 
– vjks instead of vjks in M4VF, where ujks is defined as,  
{1 if unit  processes a batch in its slot 0 otherwisejks j ku =   j ∈ Us








  j ∈ Us (5.10) 
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( 1)jks j k su u +≥  j ∈ Us (5.11) 
Adding the remaining constraints from M4VF, we get another model (M4UF), 
which consists of eqs. 5.2, 5.4, 5.5, and 5.7-5.11. 
In M4VF and M4UF, we forced non-zero slots to be before (in front) zero slots. 
However, this is not necessary. The other two options are to either let them be 
anywhere (random) or force them to be after zero slots. These options are going to 
affect eqs. 5.3 and 5.11. If we let the optimizer order slots arbitrarily, then we do not 










  j ∈ Us (5.12) 
This gives us one more model, namely M4R that consists of eqs. 5.2, 5.4, 5.5, 
5.7-5.9, and 5.12. 
If we force the non-zero slots to be after zero slots, then we get two other 
models, one each from M4VF and M4UF. We call them M4VB and M4UB. Thus, we 
replace eq. 5.3 in M4VF by the following to get M4VB. 
( 1)jks j k sv v +≥  j ∈ Us (5.13) 
M4VB consists of eqs. 5.1, 5.2, 5.4, 5.5, 5.7-5.9, and 5.13. 
Similarly, we replace eq. 5.10 by the following in M4UF to get M4UB. 
( 1)jks j k su u +≤  j ∈ Us (5.14) 
M4UB consists of eqs. 5.2, 5.4, 5.5, 5.7-5.10, and 5.14. 
Interestingly, there is one more way of placing non-zero slots. Instead of 
forcing them to be either after, before, or anywhere, we can spread them across in a 
fixed manner by demanding that only one unit have a non-zero slot at each slot 
position. Specifically, we demand, 
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Thus, we have another model (M4) that consists of eqs. 5.2, 5.4, 5.5, 5.7-5.9, 
and 5.15. 
Next, we develop another 4-index model that is based on the work of 
Sundaramoorthy & Karimi (2005), but uses stage-slots instead of process-slots. 
Although Sundaramoorthy & Karimi (2005) addressed the maximum-profit or 
maximum-production scheduling of multipurpose plants, some distinct advantages of 
their continuous-time MILP model are simplicity, absence of big-M constraints, tighter 
relaxations, and fewer binary variables, constraints, and nonzeros. They believed that 
these features contributed to the computational superiority of their formulation. Since 
their novel modeling ideas could be applied to this scheduling problem and could give 
us promising formulations, we now explore the plausible alternative for obtaining 
competitive models. 
5.1.2 4-Index Model using Stage-slots 
Sundaramoorthy & Karimi (2005) defined one series of K contiguous, variable-length 
slots for the entire process and used a zero batch (i = 0) to model idling of units. 
Although it is possible to do that for this problem, it results in too many slots and 
binary variables, so we use one series of slots for each stage. In other words, we use K 
= I stage-slots for each stage. Then, using their notation, we define the following 
variables. 
{1 if unit  in stage  begins processing batch  at the start of slot  0 otherwiseijks j s iys = k   
 i ∈ Ij, j ∈ Us
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{1 if unit  in stage  begins a batch (including batch 0) at the start of slot 0 otherwisejks j szs = k
  j ∈ Us
{1 if unit  in stage  ends processing batch  at the end of slot  0 otherwiseijks j s iye = k  
 i ∈ Ij, j ∈ Us
{1 if unit  in stage  continues processing batch  during slot  0 otherwiseijks j s iyc = k   
 i ∈ Ij, j ∈ Us
Tks = Start-time of slot k of stage s 
SLk = Length of slot k 
TSis = Start time of batch i in stage s 
trjks = Time remaining at the end of slot k in completing the batch that is in 
progress during slot k on unit j 
Of the above, ysijks is binary; zsjks, yeijks, and ycijks are 0-1 continuous; and the 
rest are continuous variables. Furthermore, yeij0s = ycij0s = 0 and ysijKs = ycijKs = 0 for i > 
0. Because Sundaramoorthy & Karimi (2005) did not explain how zsjks, yeijks, and ycijks 
can be treated as 0-1 continuous variables, when ysijk is binary, we prove this in 
Appendix A. Using these variables, we deduce the following constraints from those in 






=∑  k < K, j ∈ Us (5.16) 













+∑ =  0 < k < K, j ∈ Us (5.19) 
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( 1)
j
j k s jks ij ijks ks
i I
tr tr PT ys SL+
∈






≤∑  k < K, j ∈ Us (5.21) 
Recall that we assumed fixed batch sizes in this paper, so we do not need the 
variables and constraints related to batch sizes, as used by Sundaramoorthy & Karimi 
(2005). However, we need several additional constraints as follows. 
First, each batch must be processed on exactly one unit in each stage. This 
means that a batch must start and end at exactly one slot and on exactly one unit in 









 i > 0 (5.22) 
where, i0 is the zero batch used by Sundaramoorthy & Karimi (2005) to model 
idling of units. Similarly, the start time of a batch in a stage should match the start time 
of the slot in which it begins. We achieve this by using the following big-M constraints 





TS T M ys
∈ ∩
≥ − − ∑
U J





TS T M ys
∈ ∩
≤ + − ∑
U J
 i > 0, k < K (5.23b) 
Batches should process stage by stage, so, 
( 1)
( 1) ( 1)
i s
is i s ij ijk s
j k









  i > 0, TSi0 ≥ BRTi (5.24) 
According to the definition of Tks and SLks, we  have, 
( 1) ( 1)ks k s k sT T SL−≥ +   (5.25) 
Similar to eq. 5.4b, we have 
0 ,
max[min ,min min ]
s s




= ∈∑U U J   (5.26) 
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MS TS PT ys
∈ ∩
≥ + ∑ ∑
J U
 i > 0 (5.28) 
This ends our new model (M4S) consisting of eqs. 5.16-5.28. A major 
drawback of this model is its size with a large number of equations and continuous 
variables, even though it uses fewer big-M constraints. However, as Sundaramoorthy 
& Karimi (2005) reported for multipurpose plants, their model avoided big-M 
constraints and often yielded tighter relaxations. In this model, we see that the number 
of big-M constraints is indeed reduced from O(I×K×J) as in eq. 5.7 of previous models 
to O(I×K×S) as in eq. 5.28 in this model. However, it remains to be seen, if this affects 
MILP relaxation and solution speed. 
All the above models (M4VF, M4UF, M4R, M4VB, M4UB, M4, and M4S) 
use a 4-index binary variable (yijks or ysijks). Table 5.1 lists their equations. In the worst 
case, if we assume that Kjs = I for all units, then these models require O(I×J×I) binary 
variables, where J is the total number of units in the process. Thus, the numbers of 
binary variables in these models can quickly become large and may affect solution 
speed. Although we cannot guarantee, it is possible that reducing this number may give 
us more efficient models. Based on this plausible alternative, we now present several 
new models that use fewer binary variables. The novelty of these models is that they 
use two 3-index binary variables instead of one 4-index binary variable. However, 
before we develop these new models, we first identify the best 4-index model using a 
set of thirteen test problems of different sizes. We do this so that we can use the best 4-
index model as the formulation for our 3-index models later. 
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5.1.3 Evaluation of 4-Index Models 
In our evaluation, we also include the existing 4-index model of Castro & Grossmann 
(2005). Although Castro & Grossmann (2005) did consider makespan minimization, 
their model accounted for due dates, which we have not considered. Therefore, we 
omit the constraints involving batch due dates and include eqs. 5.28-5.32, 5.34-5.36, 
and 5.44-5.46 of Castro & Grossmann (2005) to get a modified model that we call 
Modified CG (MCG). Thus, strictly speaking, we are evaluating a truncated version of 
Castro & Grossmann’s model and not their full model.  
We use thirteen test problems to evaluate eight 4-index models, namely seven 
of ours and one MCG. Table 5.2 lists some data for these problems and Tables 5.11-
5.13 list the processing times in detail. The test problems are of progressively larger 
sizes and have varying numbers of stages and two to five parallel units in each stage. 
All batches pass through stages 1, 2, 3, … in that sequence. For the sake of brevity, we 
do not present the processing times for these test problems, but merely list their ranges 
in Table 5.2. For all problems, we assume unit release time (URTjs) and batch release 
time (BRTi) to be zero. Also, we do not consider batch due dates and assume a batch 
can be processed on any unit. To guarantee optimality and do a fair comparison, we 
use Kjs = I for all j and s in all problems. For the entire evaluation, we used CPLEX 9.0 
in GAMS 21.4 on a DELL workstation with a single 3.20 GHz Intel Pentium processor 
and 2 GB RAM running Windows XP. Tables 5.3-5.7 show model and solution 
statistics. 
To eliminate the huge problem-to-problem performance variations, we use the 
model ranking procedure proposed by Liu & Karimi (2006). In this procedure, we 
compute geometric mean relative ranks (GMRR) for models over all test problems. For 
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any given criterion c (CPU time, binary variables, constraints, etc.), we define the 









= ∏  
where, p represents a test problem, P is the number of test problems, cmp is the 
value of criterion c for model m for problem p, and cp,best is the best cmp obtained 
from all models for problem p. Here, the best is either minimum (e.g. CPU time) or 
maximum (e.g. RMIP value). Note that if a model fails to terminate normally in 5000 s, 
then we still use 5000 s as its CPU time. Table 5.8 shows the GMRRs for all models 
with respect to various model and solution statistics such as CPU time, RMIP value, 
number of variables, etc. 
All models use the same number of binary variables. M4R and M4 have the 
fewest continuous variables (GMRR = 1.898) and nonzeros (GMRR = 1.388), while 
MCG has the fewest constraints (GMRR = 1.078). 
The RMIP ranks of our seven models (M4VF, M4UF, M4R, M4VB, M4UB, 
M4, and M4S) are all 1.0 as opposed to 0.902 of MCG. Clearly, our formulations are 
tighter than MCG. We believe that this is due to eqs. 5.4b and 5.9, which give better 
lower bounds on makespan and t0js than MCG. We can explain this as follows. Eqs. 
5.4b and 5.9 obtain the earliest start times of units by adding the minimum processing 
times of batches over all previous stages. In contrast, MCG first averages the 
processing times of batches using yijks for each stage and then sums these average 
processing times to get lower bounds. For slot-based models, no fool-proof methods 
exist for obtaining the minimum number of slots a priori for any given problem. Then, 
to guarantee an optimal solution, one would normally use extra (or zero) slots. These 
extra slots generally lower the values of yijks values and consequently lower values for 
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the average processing times. Thus, the averaging approach of MCG results in inferior 
lower bounds on makespan at least at the root node of the branch and bound tree as 
compared to our approach of using the minimum processing times. However, it is quite 
likely that as the branch and bound algorithm fixes yijks progressively, the use of 
average processing times may actually prove tighter than that of the minimum 
processing times. Later, we will compare this issue from a numerical perspective. 
The MIP ranks of all models are 1.0 except M4S whose rank is 1.028. This 
shows that all models except M4S achieve optimal solutions within 5000 s, even 
though some fail to prove optimality in 5000 s. It is interesting to note that M4S, in 
spite of having the fewest big-M constraints, fails to get optimal solutions in 5000 s. 
Clearly, its very large size resulting from the large numbers of continuous variables 
(GMRR = 5.867), nonzeros (GMRR = 2.159), and constraints (GMRR = 1.446) is the 
source of its inferior performance. 
M4UF has the best CPU time rank of 2.69 followed by M4VF (3.10), M4VB 
(5.62), M4UB (8.71), M4 (50.9), M4R (75.2), MCG (331), and M4S (2148). It is very 
satisfying to note that even the node ranks of models follow the same sequence with 
M4UF (4.78), M4VF (5.02), M4VB (12.4), M4UB (21.4), M4 (256), M4R (595), 
MCG (1869), and M4S (3197). Based on these rank sequences, it seems that arranging 
non-zero slots somehow (forcing them after or before zero slots, or one at a time) is 
better than just letting them free. Although forcing them to be before zero slots seems 
slightly better than doing the other way, one may argue that the difference between 
their ranks (2.69 and 3.10) is negligible. In fact, as we can see, while M4VF is at least 
five times faster than M4UF in Examples 4, 5, and 12, M4UF is much faster than 
M4VF in Examples 11 and 13. While M4VF fails to reach zero relative gap (0.582%) 
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within 5000 s in Example 11; M4UF is the fastest (11.6 s) model. Thus, the choice 
between M4UF and M4VF is not obvious. 
In contrast to MCG, our two best models (M4UF and M4VF) use more 
constraints, more continuous variables, and fewer nonzeros. We also deliberately 
avoided using redundant constraints of any kind. However, MCG uses some redundant 
constraints involving slot timings to reduce solution time. The fact that MCG is almost 
two orders of magnitude slower than M4UF and M4VF in our evaluation shows that it 
is not necessary to use redundant constraints in this problem to boost performance. 
Similarly, more constraints and variables are not necessarily harmful to model 
performance in this instance. In fact, they may have even helped the performance of 
M4UF and M4VF. 
It is also interesting to note that M4UF is the fastest model for Examples 1, 2, 7, 
8, 9, and 11; M4VF for Examples 3, 5, 10, and 12; M4VB for Example 6; M4UB for 
Example 13; and M4 for Example 4. While M4S fails to solve almost all problems 
optimally within 5000 s, it is the second fastest model for Example 4. Similarly, MCG 
fails to solve five problems (1, 6, 11, 12, and 13) optimally within 5000 s, but it is the 
fastest model for Example 4 and the second fastest for Examples 2, 5, and 10. On the 
other hand, even though M4VF seems to be the second best model, it fails to terminate 
in Example 11. Hence, it is obvious that no model performs consistently and uniformly 
for all problems. Model performance depends very strongly on the problem. Even a 
generally slow model can solve a given problem faster than the generally faster models. 
Therefore, it makes sense to aim for several competitive models rather than a single 
best model for these and other scheduling problems, because it is hard to predict which 
model will be best for a given problem. In fact, this also points to another attractive 
strategy for difficult scheduling problems, which is to employ a set of models in 
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parallel for a given problem rather than just rely on one model. As soon as any model 
achieves the solution, we can terminate other models. For this problem, our two best 
models (M4Uf and M4VF) seem to form such a set, as their ranks are so close. 
If we were to use these models in tandem and terminate them as soon as one 
model finds the solution, we could solve most of the thirteen problems very fast. In 
fact, we can solve ten (1-3, 5, and 7-12) of the thirteen problems in the least CPU time 
and the remaining three (4, 6, and 13) in the second least CPU times. Clearly, this 
method of using a set of models rather than one model would be the best approach for 
solving many difficult scheduling problems including this one. 
The above evaluation provides us with M4UF and M4VF as the best models 
that can form the bases for our ensuing 3-index models. 
5.1.4 3-Index Models using Unit-slots 
For these models, we define the following two 3-index binary variables. 
{1 if batch  is processed in slot  of some unit in stage 0 otherwiseiks i kx = s
i
 
{1 if unit  of stage  processes batch 0 otherwiseijs j sz =  j ∈ Ji ∩ Us
In other words, we have O(I×I×S + I×J) binary variables. 
Because each batch must be processed in exactly one unit-slot in each stage s 
and exactly one unit in stage s must process that batch, we have, 
1iks
k










Using xiks and zijs, we can now obtain the earlier defined yijks as xikszijs, j ∈ Ji ∩ 
Us. With the help of eqs. 5.29 and 5.30, we linearize this nonlinear relation using, 
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=∑  j ∈ Ji ∩ Us (5.32) 
Eqs. 5.29-5.32 allow us to treat yijks as 0-1 continuous rather than binary as in 
the earlier 4-index models. Note that eqs. 5.29 and 5.31 ensure eq. 5.2 and the 
remaining constraints are the same as in the 4-index models.  
Substituting eq. 5.32 into eq. 5.5, we have, 
( 1)
s i
is i s ij ijs
j




 CTi0 ≥ BRTi (5.33) 
Thus, by introducing eqs. 5.29-5.33 into and removing eqs. 5.2 and 5.5 from 
M4UF, we get M3UF (eqs. 5.4, 5.7-5.11, and 5.29-5.33). 
It is also quite convenient to force only one batch to occupy one slot position in 
a stage by using the following equation. 
1iks
i
x =∑  (5.34) 
Hence, we have M3 with eqs. 5.4, 5.7-5.9, and 5.29-5.34. 
Comparing the 4-index and 3-index models, it is clear that the former have 
more binary variables, but fewer continuous variables and constraints. Thus, these two 
groups of models represent a tradeoff between model size and number of binary 
variables. 
Eq. 5.34 also facilitates the introduction of stage-slots in addition to unit-slots 
in M3, which in turn allows us to reduce the number of big-M constraints, as we show 
next. 
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5.1.5 3-index Model using Unit- and Stage-slots 
By having one batch in each slot-position as enforced by eq. 5.34, M3 has a structure 
that leads itself readily to the concept of stage-slots. More specifically, M3 allows us to 
define an exit sequence for batches at each stage. Thus, in addition to unit-slots, we 
define I contiguous stage-slots for each stage and let TKks denote the time at which kth 










Instead of using two big-M equations to linearize the above, we use the 
following two equations with only one big-M constraint. 









 j ∈ Us (5.35b) 
We match the stage-slot time (TKks) with batch end time (CTis) using, 
(1 )is ks iksCT TK M x≥ − −   (5.36a) 
(1 )is ks iksCT TK M x≤ + −   (5.36b) 
Finally, we arrange stage-slot times based on their sequence and stage. 
( 1)k s ksTK TK+ ≥   (5.37a) 
( 1)k s ksTK TK+ ≥   (5.37b) 
Eqs. 5.4, 5.8, 5.9, 5.29-5.37 give us a new model that we call M3K.  
Note that M3K uses only 2×I×I×S + I×J big-M constraints, which is much 
fewer than (2×I×I×J) used by other previous models using eqs. 5.7a-b. However, this 
is achieved at the cost of additional continuous variables and constraints, which 
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increases the model size. This may make M3K slower than M3, but we still need 
detailed evaluation to confirm that. 
5.1.6 Model Evaluation  
Gupta & Karimi (2003) presented a 3-index sequence-based formulation (GK) for the 
present problem. We include their model also in our evaluation. We solve the thirteen 
examples using M3UF, M3, M3K, and GK on the same computing platform as in our 
first evaluation. Tables 5.3-5.7 and 5.8 include the model and solution statistics and 
GMRRs for this evaluation also. However, we have not included M3K in Tables 5.3-
5.7 for the sake of brevity. 
From Tables 5.3-5.7, we see that GK fails to find an optimal solution for 
Example 9 and fails to terminate normally within 5000 s for Examples 1, 5, 8, 10, 11, 
and 13. From Table 5.8, it is obvious that GK uses the fewest binary variables (GMRR 
= 1), continuous variables (GMRR = 1), nonzeros (GMRR = 1), and constraints 
(GMRR = 1.076). However, GK is faster than only M4S with a rank of 759 vs. 2148, 
and has the lowest RMIP rank (0.529) among all models. In contrast, M3UF and M3, 
which are slot-based models, are much tighter than GK with RMIP ranks of 1.0. This 
supports the notion that slot-based models are generally tighter than and often superior 
to sequence-based models, even though the latter usually involve much simpler and 
smaller models. 
Although M3UF, M3, and M3K use roughly half the binary variables of other 
models (GMRRs of 1.101 vs. 2.220), M3K is faster than only GK, MCG, and M4S, 
while M3 is the fifth fastest model. Their CPU time relative ranks are 143 and 13.3 
respectively. Surprisingly, M3 is the second fastest model for Examples 2 and 12, 
which again confirms the problem-dependent performance of these models. 
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The ranks of continuous variables and constraints are 2.896 and 1.759 
respectively for M3UF, and 2.712 and 1.455 respectively for M3. These are 
significantly larger than 1.898-2.089 and 1.335-1.442 for M4VF, M4UF, M4R, M4VB, 
M4UB, and M4. This confirms that the decrease in the binary variables has been at the 
expense of increase in problem size (continuous variables and constraints) and this 
larger problem size has retarded the performances of M3 and M3UF in spite of having 
the fewest binary variables. 
Although the CPU time rank of M3 (13.3) is the fifth best overall after those of 
M4UF (2.69), M4VF (3.10), M4VB (5.62), and M4UB (8.71), it requires far fewer 
nodes than M4UB (rank of 14.2 vs. 21.2) and is the fourth best after M4UF (GMRR = 
4.78), M4VF (5.02), and M4VB (12.4). This shows that the larger size of M3 has an 
adverse impact on its solution time, even though M3 uses fewer nodes than M4UB. 
This shows that CPU time per node is much larger for M3 than M4UB. 
Further comparison of M3UF and M3 reveals that eq. 5.34 has a huge impact, 
as M3 performs almost ten times faster than M3UF (13.3 vs. 143) with fewer 
constraints, variables, and nonzeros. 
Although M3K uses fewer big-M constraints than all the other models, it is 
almost eight times slower than M3 (rank of 103 vs. 13.3) and forty times slower than 
M4UF (rank of 103 vs. 2.69). Hence, it seems that fewer big-M constraints are not 
beneficial for this problem. 
So far, we have confirmed the superiority of M4UF and M4VF over MCG 
using our own problems. Let us see if we can support this assertion on literature 
problems. To this end, we could use problem sets 2-5 of Harjunkoski and Grossmann 
(2002) and P9 and P10 of Castro & Grossmann (2005). However, it turns out that 
MCG and our models fail to solve most of these problems optimally within 5000 s, if 
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we use Kjs = I. To solve these problems, Castro & Grossmann (2005) used fewer than I 
slots, but did not address the question of how to determine the right Kjs < I. Since we 
have no way of guaranteeing optimality with Kjs < I, we treat the models with this 
assumption as heuristic rather than exact models. Therefore, instead of solving many 
of the literature problems in this section, we solve them later in the section on 
heuristics and show that heuristic models based on M4UF and M4VF are indeed 
superior to MCG. 
Incidentally, the two problems each in sets 2 and 3 of Harjunkoski and 
Grossmann (2002) are indeed solvable with Kjs = I, so we can still use them to 
compare M4UF, M4VF, and MCG for optimal solutions. Since our models do not have 
due dates, we strip these problems of batch due dates, assume zero batch and unit 
release times, and allow each unit to process all batches. With these changes in data, 
the two problems in set 3 of Harjunkoski and Grossmann (2002) become identical, as 
they have identical batch processing times. Thus, we have three problems, namely 
Examples 14 and 15 from set 2, and Example 16 from set 3. 
Using Kjs = I and the same computing platform as before, we get the model and 
solution statistics for Examples 14-16 in Table 5.9. M4UF and M4VF are roughly forty 
times faster than MCG (GMRRs of 1.81 and 1.74 vs. 80.6) and possess better RMIP 
values (GMRRs of 1.0 vs. 0.823) on these three problems. M4UF is faster than M4VF 
in Examples 14 and 16, while M4VF is faster in Example 15. 
5.1.7 Tightening M4UF/M4VF 
Recall our earlier discussion on the tightness of lower bounds achieved by eqs. 5.4b 
and 5.9 versus those by Castro & Grossmann (2005). As we remarked, the approach of 
Castro & Grossmann (2005) could lead to tighter bounds during the branch and bound 
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search. Therefore, it would clearly be worthwhile to exploit the advantage of this 
possible tightness in our best formulation. We can do this simply by adding the lower 
bound constraints of MCG to M4UF and M4VF. However, because the performances 
of M4UF and M4VF are so similar, we modify only M4UF and not M4VF. Thus, we 
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Hence, we have a new model (MM4UF) with eqs. 5.2, 5.4, 5.5, 5.7-5.11, 5.38, 
and 5.39. 
We used MM4UF to solve Examples 1-16. Tables 5.3-5.7 and Tables 5.9-5.10 
present the model and solution statistics. Table 5.8 includes the GMRRs of MM4UF as 
well. We see that MM4UF is faster than M4UF for seven examples (4, 6, 7, 11-13, and 
15) and M4UF is faster for the remaining nine examples. However, MM4UF has a 
CPU time rank of 4.86, which is higher than M4UF (2.69). Furthermore, MM4UF 
gives a suboptimal makespan of 119 tu in 5000 s for Example 1. This causes an MIP 
rank of 1.001 for MM4UF. In contrast, M4UF finds optimal solutions for all sixteen 
examples within 5000 s. Thus, M4UF outperforms MM4UF in our study and the 
benefits of adding eqs. 5.38 and 5.39 are not clear. 
Having developed several novel and exact formulations for this difficult 
problem and shown some of them to be superior to existing models, we now devise 
several novel heuristic methods based on the best models to address larger problems. 
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5.2 HEURISTIC METHODS 
We use two methods to reduce solution times for the best of our exact formulations. In 
the first method, we assume that batches exit all stages in the same sequence. In the 
second, we use fewer slots to reduce computation time. 
5.2.1 Permutation Heuristic 
Of our eleven models, M3, M4S, and M3K are the only models that embed the 
information about how batches enter or exit a stage. Of these, M3 is the best. In M3, 
batch exit sequences may vary from stage to stage. A straightforward heuristic would 
be to assume schedules that resemble schedules in a permutation flowshop, i.e. batch 
exit sequence is the same at all stages. To this end, we replace xiks by the following 
binary variable in M3. 
{1 if batch  leaves at the end of stage-slot 0 otherwiseik i kq =  















q =∑  (5.42) 
The above modifications give us our first heuristic model, M3-H, which 
consists of eqs. 5.4, 5.7-5.9, 5.30, 5.32, 5.33, and 5.40-5.42. Note that M3-H has 
I×(I+J) binary variables as compared to I×(I×S+J) for M3. Clearly, the extent of this 
reduction in the number of binary variables in M3-H increases with the number of 
stages. 
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5.2.2 Slot-Reduction Heuristic 
It is clear that far fewer than I slots on a unit would suffice in most cases, if a stage has 
multiple units. We can always use Kjs < I in many of our unit-slot models at the 
expense of a guarantee for optimality. We treat the resulting models as heuristic 
models. Reducing Kjs will definitely reduce binary variables and solution times; an 
idea that has been exploited often in the past (Pinto & Grossmann, 1995; Lamba & 
Karimi, 2002; Lim & Karimi 2003; Castro & Grossmann, 2005). Lim & Karimi (2003) 
proposed an approximate method to decide Kjs. Their method involved consideration 
of batch demands, minimal batch quantities, product due dates, and number of parallel 
units. For the case of fixed batch sizes and no due dates, their method simply reduces 
to Kjs = Ceiling[I/ms], where Ceiling refers to the rounded up integer value. 
We use Kjs = Ceiling[I/ms] in M4UF, MCG, and MM4UF to get three heuristic 
models, namely M4UF-H, MCG-H, and MM4UF-H. Again, for the sake of brevity, we 
exclude M4VF, as we expect it to behave like M4UF. To see the effect on the number 
of binary variables, consider Example 1 with two parallel units in each stage and 
eleven batches. In M4UF or MM4UF, we would need Kjs = 11, but need Kjs = 6 only in 
M4UF-H or MM4UF-H. This means only 264 binary variables for M4UF-H & 
MM4UF-H compared to 484 for M4UF & MM4UF. Furthermore, even continuous 
variables, nonzeros, and constraints also reduce by roughly half. 
For comparing M3-H, M4UF-H, MCG-H, and MM4UF, we use problem sets 4 
and 5 of Harjunkoski and Grossmann (2002) with two problems in each set, and P9 
and P10 of Castro & Grossmann (2005). We label these six problems as Examples 17-
22. Table 5.10 gives the model and solution statistics. We limit CPU time to 1000 s for 
evaluating these heuristics, as we want them to be fast. 
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We see that M4UF-H finds the best solutions in two of six problems (Examples 
17 and 19), MCG-H in two of six (Examples 17 and 18), MM4UF-H in one of six 
(Example 17), and M3-H in all. Because we have restricted the solution times 
drastically, comparing the solution speeds of these heuristics is not appropriate. 
However, it is surprising to see that M3-H gives the best makespan in all six problems. 
In addition to using the fewest binary variables in all examples, M3-H is also the 
fastest model for Example 18. Thus, M3-H seems to be the best heuristic in terms of 
solution quality, although it does take 1000 s for five of six problems. 
It is interesting to note that M4UF-H and MGC-H miss optimal solutions in 
Examples 20 and 21 because of inadequate slots. In Example 20, they both terminate 
with 0% relative gap, but obtain a makespan of 801 tu. With M3-H locating a better 
makespan of 800 tu, it is clear that M4UF-H and MCG-H cannot get the optimal 
solution. In Example 21, both M4UF-H and MGC-H have an RMIP value of 237 tu, 
which is higher than even the makespan of 226 tu from M3-H. Again, they would fail 
to get optimal solutions. Clearly, the heuristic idea of permutation schedules seems 
better than that of slot reduction. 
Note that both MM4UF-H and MCG-H give the highest RMIP values and this 
not entirely unexpected. In fact, MCG-H is also tighter than M4UF in Examples 17, 18, 
and 22. This proves our earlier comment about the effect of number of slots on the 
tightness of M4UF vs. MCG. Because we are using much fewer slots for these 
problems, very few empty slots exist on units and most yijks are nonzero. Thus, as 
conjectured earlier, the lower bounds of MCG-H are indeed tighter than ours (eq. 5.4b 
and 5.9) in these situations. 
Although MM4UF-H has the best RMIP values, it performs worse than M4UF-
H in Examples 17, 19, 20, and 21. Only in Example 22, MM4UF-H finds a better 
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makespan of 244 tu than 264 tu of M4UF-H and MGC-H. This again suggests that 
adding the lower bounds of Castro & Grossmann (2005) in M4UF is not very fruitful. 
In principle, we can always get better solutions by allowing longer CPU times 
and considering more possibilities, or vice versa. For instance, we could reduce binary 
variables further in M3-H by fixing some zijs, which would increase solution speed, or 
we could allow a batch to occupy a few slot positions in the neighborhood of its slot 
position in the previous stage, which would improve solution quality. Similarly, we 
can use higher Kjs in M4UF-H and MCG-H, which would require more solution times, 
but would give us better solutions. However, considering the fact that these are all 
heuristics of various degrees and we have to draw a line somewhere, we select M3-H 
as our best heuristic. 
5.3 CONCLUSION 
In this paper, we presented eleven novel MILP formulations using 4-index and 3-index 
binary variables for the very difficult problem of scheduling multi-stage multi-product 
batch plants with non-identical parallel units and unlimited intermediate storage. We 
successfully demonstrated that our models give better initial RMIP values and are 
generally faster than two existing models by Castro & Grossmann (2005) and Gupta & 
Karimi (2003). In this particular problem, using 3-index rather than 4-index binary 
variables reduces the number of binary variables, but does not improve model 
performance. However, more importantly, we find that no single model is a clear 
winner in all test problems and the idea of using a few competitively best models 
simultaneously is excellent. Our work suggests that having several novel formulations 
and using them simultaneously is an excellent idea, if we can somehow stop them all, 
once one of them gets to the desired solution. This would be very important in dealing 
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with the highly data-sensitive nature of MILP formulation. Two of our formulations, 
namely M4VF and M4UF, when used in tandem, outperform existing formulations by 
at least an order of magnitude for all problems. Even though we have developed almost 
eleven formulations, the fact remains that this is a difficult scheduling problem and 
several other novel formulations could exist and further work is clearly in order. 
Interestingly, even though M3 (a 3-index model) is not as good as our best 4-
index models, its heuristic version, M3-H, performs much better than the heuristic 
versions of some 4-index models (M4UF-H, MCG-H, and MM4UF-H) in both 
solution speed and solution quality. This really shows that the best models are not the 
only ones useful, even an inferior model can be useful. Thus, it is desirable to develop 
several formulations rather than just one best for any given scheduling problem, as we 
have done in this chapter. 
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Table 5.1 Various formulations and their constraints 
Formulation Constraints 
M4VF 5.1-5.5, 5.7-5.9 
M4UF 5.2, 5.4, 5.5, 5.7-5.11 
M4R 5.2, 5.4, 5.5, 5.7-5.9, 5.12 
M4VB 5.1, 5.2, 5.4, 5.5, 5.7-5.9, 5.13 
M4UB 5.2, 5.4, 5.5, 5.7-5.10, 5.14 
M4 5.2, 5.4, 5.5, 5.7-5.9, 5.15 
M4S 5.16-5.28 
M3UF 5.4, 5.7-5.11, 5.29-5.33 
M3 5.4, 5.7-5.9, 5.29-5.34 
M3K 5.4, 5.8, 5.9, 5.29-5.37 
MM4UF 5.2, 5.4, 5.5, 5.7-5.11, 5.38, 5.39 
M3-H 5.4, 5.7-5.9, 5.30, 5.32, 5.33, 5.40-5.42 
 
Table 5.2 Summary of example data for numerical evaluation 
Test Batches Stages Parallel Units Ranges of Processing Times (tu)
Problem I S m1 m2 m3 m4 Stage 1 Stage 2 Stage 3 Stage 4
1 11 2 2 2 - - 4-22 17-26 - - 
2 9 2 2 3 - - 2-19 17-70 - - 
3 8 2 3 4 - - 2-22 6-19 - - 
4 7 3 2 2 3 - 2-19 17-62 6-33 - 
5 8 3 3 2 5 - 2-20 17-63 5-33 - 
6 5 4 3 2 3 2 5-22 5-15 9-18 10-24
7 9 2 2 2 - - 4-20 17-29 - - 
8 10 2 2 3 - - 2-19 17-70 - - 
9 9 2 3 4 - - 2-22 6-25 - - 
10 9 3 2 2 3 - 2-19 17-63 6-33 - 
11 9 3 3 2 5 - 2-19 17-64 5-33 - 
12 6 4 3 2 3 2 5-22 7-15 9-25 10-26
13 10 3 2 3 5 - 2-19 17-64 5-35 - 
123 
Chapter 5. Non-Identical Parallel Units 
Table 5.3 Model and solution statistics for Examples 1-3 
Example 1 (S = 2, m1 = 2, m2 = 2, I = 11) 
Variables RMIP MIP








Time (s) Nodes 
M4VF 484 595 5111 1155 114.86 118 0.00 5.55 1470 
M4UF 484 595 5111 1155 114.86 118 0.00 4.11 920 
M4R 484 551 4987 1115 114.86 118 0.00 8.31 9433 
M4VB 484 595 5111 1155 114.86 118 0.00 5.55 1080 
M4UB 484 595 5111 1155 114.86 118 0.00 77.4 17000 
M4 484 551 4987 1093 114.86 118 0.89 5000 2645570 
M4S 484 1699 7964 1093 114.86 118 2.22 5000 642696 
MCG 484 588 7463 736 110.86 118 2.59 5000 4666951 
M3UF 286 881 5727 1463 114.86 118 0.00 2699 311920 
M3 286 837 5361 1401 114.86 118 0.00 7.30 720 
GK 264 331 4048 1016 35.00 118 55.9 5000 1178511 
MM4UF 484 595 5189 1163 114.86 119 0.84 5000 1749794 
Example 2  (S = 2, m1 = 2, m2 = 3, I = 9) 
M4VF 405 514 4315 990 76.44 84 0.00 2.93 938 
M4UF 405 514 4315 990 76.44 84 0.00 0.94 110 
M4R 405 469 4190 950 76.44 84 0.00 101 122139 
M4VB 405 514 4315 990 76.44 84 0.00 6.61 1810 
M4UB 405 514 4315 990 76.44 84 0.00 2.58 648 
M4 405 469 4190 923 76.44 84 0.00 29.0 24403 
M4S 405 1454 6513 1008 76.44 92 9.80 5000 1286705 
MCG 405 510 5979 661 74.44 84 0.00 2858 2119124 
M3UF 207 721 4774 1215 76.44 84 0.00 9.23 1790 
M3 207 676 4406 1148 76.44 84 0.00 2.48 220 
GK 189 253 3114 770 38.00 84 0.00 2656 1055379 
MM4UF 405 514 4393 1000 76.44 84 0.00 47.1 19380 
Example 3  (S = 2, m1 = 3, m2 = 4, I = 8) 
M4VF 448 577 4793 1104 29.65 33 0.00 1.45 259 
M4UF 448 577 4793 1104 29.65 33 0.00 2.56 740 
M4R 448 521 4639 1055 29.65 33 0.00 610 705697 
M4VB 448 577 4793 1104 29.65 33 0.00 12.2 5502 
M4UB 448 577 4793 1104 29.65 33 0.00 8.75 3789 
M4 448 521 4639 1015 29.65 33 0.00 17.2 13421 
M4S 448 1621 7026 1025 29.65 33 8.08 5000 1168038 
MCG 448 576 6429 754 23.68 33 0.00 215 175314 
M3UF 184 761 5217 1304 29.65 33 0.30 5000 674159 
M3 184 705 4743 1215 29.65 33 0.00 285 83222 
GK 168 241 3112 743 22.00 33 0.00 1111 819611 
MM4UF 448 577 4894 1118 29.65 33 0.00 2.94 419 
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Table 5.4 Model and solution statistics for Examples 4-6 
Example 4 (S = 3, m1 = 2, m2 = 2, m3 = 3, I = 7) 
Variables RMIP MIP








Time (s) Nodes 
M4VF 343 463 3717 882 123.58 133 0.00 0.98 130 
M4UF 343 463 3717 882 123.58 133 0.00 5.81 2380 
M4R 343 414 3584 840 123.58 133 0.00 550 636630 
M4VB 343 463 3717 882 123.58 133 0.00 1.67 450 
M4UB 343 463 3717 882 123.58 133 0.00 3.05 1136 
M4 343 414 3584 812 123.58 133 0.00 0.63 70 
M4S 343 1295 5727 947 123.58 133 0.00 320 72718 
MCG 343 463 5886 738 115.87 133 0.00 3.16 2350 
M3UF 196 659 4158 1099 123.58 133 0.00 22.4 5580 
M3 196 610 3829 1029 123.58 133 0.00 1.31 120 
GK 175 246 2457 644 78.00 133 0.00 99.1 35688 
MM4UF 343 463 3815 896 123.58 133 0.00 2.11 381 
Example 5  (S = 3, m1 = 3, m2 = 2,  m3 = 5, I = 8) 
M4VF 640 825 6846 1576 135.84 148 0.00 2.55 215 
M4UF 640 825 6846 1576 135.84 148 0.00 26.8 3930 
M4R 640 745 6626 1506 135.84 148 0.00 22.4 18276 
M4VB 640 825 6846 1576 135.84 148 0.00 72.7 20870 
M4UB 640 825 6846 1576 135.84 148 0.00 2.73 206 
M4 640 745 6626 1450 135.84 148 0.00 11.8 8162 
M4S 640 2319 10135 1491 135.84 148 1.08 5000 846552 
MCG 640 827 10792 1225 128.95 148 0.00 180 85724 
M3UF 272 1097 7470 1872 135.84 148 0.00 19.1 2070 
M3 272 1017 6802 1746 135.84 148 0.00 3.03 140 
GK 248 353 4504 1082 66.00 148 26.4 5000 1832121 
MM4UF 640 825 6996 1596 135.84 148 0.00 60.2 10360 
Example 6  (S = 4, m1 = 3, m2 = 2,  m3 = 3, m4 = 2, I = 5) 
M4VF 250 371 2785 695 65.00 72 0.00 0.83 330 
M4UF 250 371 2785 695 65.00 72 0.00 0.94 500 
M4R 250 321 2655 655 65.00 72 0.00 20.5 32024 
M4VB 250 371 2785 695 65.00 72 0.00 0.52 61 
M4UB 250 371 2785 695 65.00 72 0.00 0.84 290 
M4 250 321 2655 625 65.00 72 0.00 2.2 1987 
M4S 250 1019 4320 757 65.00 75 8.00 5000 1813158 
MCG 250 376 4614 682 53.00 72 9.70 5000 3279766 
M3UF 150 521 3135 865 65.00 72 0.00 3.33 950 
M3 150 471 2855 795 65.00 72 0.00 1.02 355 
GK 130 201 1900 500 53.00 72 0.00 11.7 11558 
MM4UF 250 371 2905 715 65.00 72 0.00 0.84 190 
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Table 5.5 Model and solution statistics for Examples 7-9 
Example 7 (S = 2, m1 = 2, m2 = 2, I = 9) 
Variables RMIPMIP








Time (s) Nodes 
M4VF 324 415 3461 801 95.00 97 0.00 0.59 43 
M4UF 324 415 3461 801 95.00 97 0.00 0.50 22 
M4R 324 397 3361 769 95.00 97 0.00 4221 4668804 
M4VB 324 415 3461 801 95.00 97 0.00 2.02 673 
M4UB 324 415 3461 801 95.00 97 0.00 125 53048 
M4 324 397 3361 751 95.00 97 0.00 214 226802 
M4S 360 1175 5396 885 95.00 97 0.52 5000 1220694 
MCG 324 410 4741 532 91.00 97 0.00 95.6 161299 
M3UF 198 613 3893 1017 95.00 97 0.00 27.7 5145 
M3 198 577 3631 967 95.00 97 0.00 0.78 29 
GK 180 235 2700 688 35.00 97 0.00 1399 1111086 
MM4UF 324 415 3527 809 95.00 97 0.00 0.34 11 
Example 8  (S = 2, m1 = 2, m2 = 3, I = 10) 
M4VF 500 621 5295 1200 80.90 89 0.00 2.50 500 
M4UF 500 621 5295 1200 80.90 89 0.00 1.29 190 
M4R 500 571 5155 1155 80.90 89 0.00 5.90 5273 
M4VB 500 621 5295 1200 80.90 89 0.00 3.36 550 
M4UB 500 621 5295 1200 80.90 89 0.00 282 94870 
M4 500 571 5155 1125 80.90 89 0.00 1278 904740 
M4S 500 1618 7414 1121 80.90 89 2.25 5000 1063211 
MCG 500 616 7571 783 78.92 89 0.00 88.7 59902 
M3UF 250 871 5845 1470 80.90 89 0.00 26.9 2537 
M3 250 821 5405 1395 80.90 89 0.00 3.48 300 
GK 230 301 3850 945 38.00 89 29.2 5000 1772768 
MM4UF 500 621 5380 1210 80.90 89 0.00 1.97 300 
Example 9  (S = 2, m1 = 3, m2 = 4, I = 9) 
M4VF 567 712 6023 1368 31.85 33 0.00 6.31 1356 
M4UF 567 712 6023 1368 31.85 33 0.00 2.84 378 
M4R 567 649 5848 1312 31.85 33 0.00 2843 2119503 
M4VB 567 712 6023 1368 31.85 33 0.00 7.44 2320 
M4UB 567 712 6023 1368 31.85 33 0.00 8.63 3080 
M4 567 649 5848 1267 31.85 33 2.25 5000 2657578 
M4S 567 2039 8855 1254 31.85 39 17.9 5000 754136 
MCG 567 710 8336 909 25.87 33 0.00 555 333513 
M3UF 225 937 6536 1611 31.85 33 3.02 5000 519271 
M3 225 874 5956 1510 31.85 33 3.03 5000 515775 
GK 207 289 3942 934 22.00 34 23.5 5000 1345203 
MM4UF 567 712 6134 1382 31.85 33 0.00 3.38 494 
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Table 5.6 Model and solution statistics for Examples 10-12 
Example 10 (S = 3, m1 = 2, m2 = 2, m3 = 3, I = 9) 
Variables RMIP MIP








Time (s) Nodes 
M4VF 567 721 6041 1386 146.39 153 0.00 5.48 750 
M4UF 567 721 6041 1386 146.39 153 0.00 16.4 4210 
M4R 567 658 5866 1330 146.39 153 0.00 182 119879 
M4VB 567 721 6041 1386 146.39 153 0.00 14.9 5958 
M4UB 567 721 6041 1386 146.39 153 0.00 24.8 7596 
M4 567 658 5866 1294 146.39 153 0.00 18.8 9744 
M4S 567 2077 9337 1455 146.39 153 2.57 5000 402601 
MCG 567 719 10233 1106 138.52 153 0.00 417 131359 
M3UF 306 1027 6716 1719 146.39 153 0.00 470 43720 
M3 306 964 6217 1627 146.39 153 0.00 175 32068 
GK 279 370 4464 1114 78.00 153 32.0 5000 1986352 
MM4UF 567 721 6161 1400 146.39 153 0.00 130 44567 
Example 11  (S = 3, m1 = 3, m2 = 2,  m3 = 5, I = 9) 
M4VF 810 1018 8603 1953 145.23 154 0.58 5000 904960 
M4UF 810 1018 8603 1953 145.23 154 0.00 11.6 1199 
M4R 810 928 8353 1873 145.23 154 0.00 165 74729 
M4VB 810 1018 8603 1953 145.23 154 0.00 17.5 1834 
M4UB 810 1018 8603 1953 145.23 154 0.00 39.4 6437 
M4 810 928 8353 1810 145.23 154 0.00 494 183250 
M4S 810 2923 12778 1824 145.23 154 0.65 5000 295401 
MCG 810 1019 14008 1483 138.30 154 2.68 5000 2157596 
M3UF 333 1351 9359 2313 145.23 154 0.65 5000 346966 
M3 333 1261 8542 2170 145.23 154 0.00 282 38662 
GK 306 424 5706 1360 66.00 154 42.2 5000 1130863 
MM4UF 810 1018 8768 1973 145.23 154 0.00 4.34 441 
Example 12  (S = 4, m1 = 3, m2 = 2,  m3 = 3, m4 = 2, I = 6) 
M4VF 360 505 3944 954 72.50 76 0.00 2.95 1120 
M4UF 360 505 3944 954 72.50 76 0.00 45.2 26180 
M4R 360 445 3784 904 72.50 76 0.00 28.1 23580 
M4VB 360 505 3944 954 72.50 76 0.00 849 388960 
M4UB 360 505 3944 954 72.50 76 0.00 36.5 14170 
M4 360 445 3784 868 72.50 76 0.00 72.7 71090 
M4S 360 1401 6120 1020 72.50 81 7.63 5000 1436607 
MCG 360 509 6754 904 53.00 76 11.2 5000 3049859 
M3UF 204 709 4412 1182 72.50 79 5.84 5000 1667235 
M3 204 649 4036 1096 72.50 76 0.00 23.0 6522 
GK 180 256 2748 706 53.00 76 0.00 279 207330 
MM4UF 360 505 4082 974 72.50 76 0.00 3.58 1177 
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Table 5.7 Model and solution statistics for Example 13 
Example 13 (S = 3, m1 = 2, m2 = 3, m3 = 5,  I = 10) 
Variables RMIP MIP








Time (s) Nodes 
M4VF 1000 1231 10560 2370 153.29 162 0.00 249 27000 
M4UF 1000 1231 10560 2370 153.29 162 0.00 64.0 14211 
M4R 1000 1131 10280 2280 153.29 162 0.00 1195 537906 
M4VB 1000 1231 10560 2370 153.29 162 0.00 66.1 11310 
M4UB 1000 1231 10560 2370 153.29 162 0.00 47.6 8930 
M4 1000 1131 10280 2210 153.29 162 0.00 1566 445121 
M4S 1000 3497 15625 2189 153.29 162 5.38 5000 308810 
MCG 1000 1231 17760 1765 146.32 162 5.55 5000 1623636 
M3UF 400 1631 11460 2800 153.29 164 1.22 5000 166264 
M3 400 1631 10480 2640 153.29 162 0.00 4814 528753 
GK 370 501 7050 1670 66.00 162 53.7 5000 781359 
MM4UF 1000 1231 10740 2390 153.29 162 0.00 9.34 425 
 
 
Table 5.8 Geometric mean relative ranks of models based on Examples 1-13 in 









M4UF 2.220 2.089 1.433 1.442 1.000 1.000 2.69 4.78 
M4VF 2.220 2.089 1.433 1.442 1.000 1.000 3.10 5.02 
MM4UF 2.220 2.089 1.465 1.460 1.000 1.001 4.86 7.08 
M4VB 2.220 2.089 1.433 1.442 1.000 1.000 5.62 12.4 
M4UB 2.220 2.089 1.433 1.442 1.000 1.000 8.71 21.2 
M3 1.101 2.712 1.455 1.653 1.000 1.000 13.3 14.2 
M4 2.220 1.898 1.388 1.335 1.000 1.000 50.9 256 
M4R 2.220 1.898 1.388 1.379 1.000 1.000 75.2 595 
M3K 1.101 2.773 1.307 1.229 1.000 1.000 103 144 
M3UF 1.101 2.896 1.584 1.759 1.000 1.004 143 167 
MCG 2.220 2.086 2.185 1.078 0.902 1.000 331 1869 
GK 1.000 1.000 1.000 1.076 0.529 1.002 759 2738 
M4S 2.220 5.867 2.159 1.446 1.000 1.028 2148 3197 
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Table 5.9 Model and solution statistics for Examples 14-16 



















M4VF 529.00 529 0.23 465.69 479 5.78 484.03 518 2.48 
M4UF 529.00 529 0.22 465.69 479 7.28 484.03 518 2.31 
MCG 435.91 529 3.56 392.23 479 91.8 389.29 518 5000* 
MM4UF 529.00 529 0.30 465.69 479 1.23 484.03 518 57.0 
* Failed to terminate normally 
 
 
Table 5.10 Model and solution statistics for Examples 17-22 







M3-H 158 953.98 970 1000 
M4UF-H 290 954.50 970 1000 
MCG-H 290 959.91 970 1000 
17 
MM4UF-H 290 959.91 977 1000 
M3-H 158 864.19 877 4.53 
M4UF-H 290 876.29 897 1000 
MCG-H 290 877.00 877 7.53 
18 
MM4UF-H 290 877.00 877 8.47 
M3-H 238 765.62 781 1000 
M4UF-H 423 781.00 781 22.7 
MCG-H 423 781.00 791 1000 
19 
MM4UF-H 423 781.00 801 1000 
M3-H 238 741.35 800 1000 
M4UF-H 423 790.00 801 853 
MCG-H 423 790.00 801 119 
20 
MM4UF-H 423 790.00 801 1000 
M3-H 315 214.70 226 1000 
M4UF-H 450 237.00 248 1000 
MCG-H 450 237.00 238 1000 
21 
MM4UF-H 450 237.00 249 1000 
M3-H 180 230.00 238 1000 
M4UF-H 400 231.50 264 1000 
MCG-H 400 234.07 264 1000 
22 
MM4UF-H 400 234.07 244 1000 
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Table 5.11 Processing times (tu) of batches in Examples 1, 2, 7, and 8 
S1 S2 S1 S3 
 J1 J2 J3 J4  J1 J2 J3 J4 J5
O1 5 4 17 24 O1 12 14 51 63 17
O2 8 11 29 26 O2 16 12 17 50 41
O3 22 5 22 18 O3 7 5 24 43 39
O4 16 20 18 20 O4 15 5 62 44 33
O5 17 8 20 23 O5 12 8 53 34 21
O6 7 8 17 17 O6 4 19 21 37 23
O7 8 21 27 21 O7 11 2 34 36 35
O8 12 4 25 24 O8 16 12 37 64 24
O9 14 17 21 26 O9 6 2 20 42 70
O10 17 14 23 20 O10 7 19 55 17 25
O11 22 6 21 19  
Example 1: O1-
O11; Example 7: 
O1-O9  
Example 2: O1-
O9; Example 8: 
O1-O10 
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Table 5.12 Processing times (tu) of batches in Examples 3, 4, 9, and 10 
S1 S2 
 J1 J2 J3 J4 J5 J6 J7
O1 23 11 15 9 7 16 8 
O2 5 12 11 9 19 15 8 
O3 18 12 22 10 10 19 11
O4 15 10 22 7 15 16 14
O5 10 20 11 8 8 7 11
O6 2 8 11 6 17 6 13
O7 11 22 17 12 8 8 7 
O8 16 4 22 11 11 17 15
O9 8 5 10 20 25 10 15
Example 3: O1-O8; Example 9: O1-O9
S1 S2 S3 
  J1 J2 J3 J4 J5 J6 J7
O1 15 5 62 44 16 26 21
O2 6 2 20 42 15 32 17
O3 12 14 51 63 23 19 15
O4 16 12 17 50 19 28 33
O5 16 12 37 64 6 19 25
O6 12 8 53 34 16 7 25
O7 4 19 21 37 32 29 8 
O8 17 11 25 30 11 16 29
O9 11 2 17 40 25 9 15
Example 4: O1-O7; Example 10: O1-O9
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Table 5.13 Processing times (tu) of batches in Examples 5, 6, and 11-13 
S1 S2 S3 
 J1 J2 J3 J4 J5 J6 J7 J8 J9 J10 
O1 15 5 3 62 44 16 26 21 29 21 
O2 6 2 3 20 42 15 32 17 18 28 
O3 12 14 2 51 63 23 19 15 13 23 
O4 16 12 13 17 50 19 28 33 16 16 
O5 16 12 14 37 64 6 19 25 24 7 
O6 4 19 11 21 37 32 29 8 28 33 
O7 7 5 6 24 43 29 22 28 10 11 
O8 12 8 18 53 34 16 7 25 5 20 
O9 8 17 8 30 21 30 30 30 15 17 
O10 7 15 15 19 18 35 11 14 27 11 
Example 5: O1-O8; Example 11: O1-O9; Example 13: O1-O10 
S1 S2 S3 S4 
  J1 J2 J3 J4 J5 J6 J7 J8 J9 J10 
O1 16 22 15 10 13 13 18 18 15 23 
O2 17 7 11 13 14 9 10 19 21 21 
O3 15 19 5 10 7 11 17 11 28 24 
O4 5 13 6 13 11 12 10 17 10 22 
O5 17 6 7 8 10 20 14 18 26 14 
O6 11 7 11 15 15 25 17 16 15 15 
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CHAPTER 6 
NO INTER-STAGE STORAGE 
In Chapters 4 and 5, we have considered scheduling problems with intermediate 
storage configuration of UIS/UW. The objective of this chapter is to devise several 
continuous-time, slot-based and sequence-based MILP formulations for scheduling 
multi-stage, multi-product batch plants with parallel units and no inter-stage storage. 
To our knowledge, this seems to be the first work to address scheduling in such plants 
for minimum makepsan. First, we consider the case of identical parallel units; then that 
of non-identical parallel units. Later, we extend our models to other practical 
scheduling objectives such as Just-in-Time or JIT. Finally, we extend these 
formulations to a variety of process configurations with mixes of ZW and UW policies, 
NIS and UIS configurations, and stages with identical and non-identical parallel units. 
6.1 IDENTICAL PARALLEL UNITS 
Many batch plants use identical parallel units in stages for a variety of reasons. For 
such plants, several simplifications are possible both in data and scheduling models. 
First, since a batch can be processed on any of the parallel units and processing time 
will be the same, we do not need a processing time for each unit and can use a unique 
processing time Pis for each batch i on stage s. Also, to keep the parallel units truly 
identical, we assume that even the unit release times are identical, so instead of URTjs, 
we just use SRTs. 
When parallel units in each stage are non-identical, one must consider the 
assignment of batches to each unit explicitly as done by the existing formulations (Hui 
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et al., 2002; Gupta & Karimi, 2003; Liu & Karimi, 2006b) for plants with non-
identical parallel units and UIS/UW inter-stage storage. As shown by Liu & Karimi 
(2006a), the assumption of identical parallel units alleviates this complexity and 
simplifies the problem considerably. The key idea that they exploited was to not deal 
with individual units, but treat each stage as a black box in which batches enter and 
from which they exit. By avoiding the assignment of batches to specific units, they 
were able to reduce the binary variables and nonzeros greatly. In this work, we extend 
the same idea to plants with NIS/UW and NIS/ZW configurations. 
From a modeling perspective, the major difference between UIS/UW versus 
NIS/UW or NIS/ZW configurations is as follows. In the former, a batch leaving a stage 
s can always enter an inter-storage unit, before it enters stage (s+1). In other words, the 
time at which it exits stage s need not equal the time at which it enters stage (s+1). The 
implication of this is that we may need two continuous variables for each stage s, the 
time at which a batch exits and the time at which it enters. In contrast, in NIS 
configurations, since there is no inter-stage storage, each batch can leave a unit, only 
when the next unit is ready to receive it. In other words, the time at which a batch 
leaves stage s must equal the time at which it enters (s+1), and we need not use two 
time variables for each stage. Furthermore, in contrast to UIS systems, the exit-
sequence of batches at stage s and the entry-sequence at stage (s+1) must be identical 
in NIS systems. These considerations enable substantial reduction in the number of 
sequencing binary variables and considerably simplify the scheduling formulations for 
NIS systems. However, if we use only the entry-sequence of batches, then we still need 
the exist-sequence from the last stage to ensure that no more than ms units are used at 
any time in stage S. This is the reason why we need to treat the storage or the receiving 
stage after the final stage S as stage (S+1) for NIS systems, as we do later. 
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Exploiting these features, we now develop two models. The first set uses a 
continuous-time, slot-based representation, while the second uses a continuous-time, 
sequence-based representation. Later, we compare these two models using several 
numerical examples.  
6.1.1 Slot-based Models 
We use the concept of stage-slots (Liu & Karimi, 2006b) for these formulations. These 
were defined as slots that are common to a stage and not specific to constituent units. 
As we have I batches, we use exactly I stage-slots (k = 1, 2, …, I) to model the 
sequence in which batches enter (start at) each stage as shown in Figure 6.1. To assign 













1 2 I 1 2 I 1 2 I 1 2 I  
Figure 6.1. Batch-sequence slots for the slot-based models (MUSL and MZSL) 
{1 if batch  enters stage  in slot  of entry-sequence0 otherwiseiks i s kys =  
Thus, we have (S+1) entry-sequences (s = 1, 2, …, S+1), one for each of S 
stages and one for the final product storage (the one after stage S). Then, we demand 
that each batch must occupy exactly one slot in each entry-sequence and a slot in each 
entry-sequence must house exactly one batch. Therefore, we have, 
1iks iks
k i
ys ys= =∑ ∑  (6.1a,b) 
135 
Chapter 6. No Inter-stage Storage 
The limit of ms units in stage s imposes some restrictions on the slots that a 
batch may occupy in a start-sequence. For instance, consider a batch i entering stage s 
in slot (k+ms). Clearly, (k+ms−1) batches must have entered stage s before batch i, and 
for batch i to have a free unit in stage s, at least k batches must have left stage s. In 
other words, the earliest slot in which batch i can exit stage s is (k+1). Since exit-
sequence from stage s and entry-sequence into stage (s+1) are the same for NIS 
systems, the earliest slot in which batch i can enter stage (s+1) is (k+1). We can write 
this restriction as, 
( ) ( 1)
1k ′=




i k m s ik sys ys ′+ ++ ≤∑  
can tighten the above 
constraint by adding more variables on the left side as follows. 
1
I k
ik s ik sys ys′ ′ +
s), then also it 
cannot enter stage (s+1) in slot k or earlier. Therefore, we 
( 1)
1sk k m k′ ′= +
+ ≤∑ ∑  k ≤ I–ms (6.2) 
 
ks denotes the time at which batch in slot k of the entry-
sequence enters stage s, then 
t which batch in slot k enters stage (s+1) cannot be earlier than 
the same at stage s, so, 
n of eq. 6.3b worsened model performance; so we do not include it in this 
model. 
=
It is also obvious that the entry times of batches must also follow the entry-
sequence of batches, so if TS
( 1)k s ksTS TS+ ≥   k < I (6.3a) 
Also, the time a
( 1)k s ksTS TS+ ≥   s < S (6.3b) 
While eq. 6.3b is logically correct for this problem, we observed that the 
inclusio
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Note that although batches enter a stage one after another in the entry-sequence, 
it is not necessary that they must enter at different times. Similarly, when a batch 
enters in slot k at stage s, then (k–1) batches must have already entered stage s and (k–
ms) batches must have left stage s or entered stage (s+1). If this were false, then stage s 
would not have a free unit to accept the batch. Therefore,  
( )( 1s )s k m s
T TS − +≥   
Also, the batch in slot k of stage s cannot begin processing, until it has finished 
processing at all preceding stages, hence, 
s > 1 (6.7) 
Eq. 6.5 is nonlinear and there are three ways of linearizing it. Liu & Karimi 
(2006a) showed that the most efficient, though not the tightest, method for linearizing 
eq. 6.5 is the following big-M constraints. 
 (6.8a) 
kS s < S, k < ms (6.4) 
Eqs. 6.1-6.4 ensure that a stage does not process more than ms batches at any 
time, but they do not ensure that each batch gets sufficient time for processing at each 
stage. To achieve this, we need the start time of each batch at each stage. Let tsis 
denote the time at which batch i enters stage s. Clearly, 
is ks iks
k
ts TS ys= ∑  (6.5) 
Now, a batch i cannot start processing on a stage s, until it exits stage (s–1), 
therefore, 
1i its BRT≥  (6.6a) 
is sts SRT≥  s ≤ S (6.6b) 
( 1) ( 1)is i s i sts ts P− −≥ +  s > 1 (6.6c) 
[ ]ks iks is
i s s
TS y P ′
′<
≥ ∑ ∑  
(1 )is ks iksts TS M ys≥ − −
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(1 )is ks iksts TS M ys≤ + −  (6.8b) 
S
6.9) 
Lastly, for minimum makespan (MS) as the scheduling objective, we write, 
umming both sides of eq. 6.5 over i and using eq. 6.1b, we get, 
is ks
i k
ts TS=∑ ∑  (
iS iSMS ts P≥ +  (6.10) 
[ ]ks iks is
i s s
MS TS ys P ′
′≥
his, our slot-based model (MUSL) for NIS/UW configuration consists of 
eqs. 6.
also ob
≥ +∑ ∑  s ≤ S (6.11) 
Note that any of the above two is sufficient to compute makespan, but both are 
non-redundant, and using them both leads to a tighter formulation. In contrast to Liu & 
Karimi (2006b), we average processing times in eqs. 6.7 and 6.11 instead of using 
minimum processing times. This is because we have exactly I stage-slots and no extra 
or zero slots. Liu & Karimi (2006b) showed that using minimum processing times 
resulted in tighter formulations, because of the presence of extra slots. They also 
showed that averaging processing times gave tighter formulations, when no extra slots 
exist. With t
1-6.4 and 6.6-6.11. Table 6.1 lists the various models and their corresponding 
constraints. 
Compared to the slot-based model of Liu & Karimi (2006a) for UIS/UW 
system, this formulation needs no binary variables for the exit-sequence of batches at 
each stage. This reduces the number of binary variables by almost half. Recall that 
MUSL requires binary variables for the end-buffer. MUSL also does not need a 
continuous variable for the time at which a batch exits each stage. These differences 
viate the need for a lot of other equations, resulting in a smaller formulation 
with significantly fewer nonzeros, as compared to the model of Liu & Karimi (2006a). 
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Some modificatio  are required in L to handle the NIS/ZW systems. 
Becaus
ns  MUS
e a batch cannot wait at all between stages, we must make sure that it starts on 
the next stage immediately, therefore, eq. 6.6c becomes, 
( 1) ( 1)is i s i sts ts P− −= +  s > 1 
The above equality makes it possib
expressing tis in terms of tsi1. Thus, re
eqs. 6.6b, 6.7, 6.8, and 6.10 become, 
s s ≤ S (6.6d) 
ts P TS M ys+ ≥ − −∑  (6.7c) 
′<
ksTS  (6.8a) 
s
le for us to reduce our model further by 





+ ≥∑  





1 (1 )i is ks iksts P TS M ys′+ ≤ + −∑  (6.7d) 
s s
1i is
i i s s k
t P ′
′<
+ =∑ ∑∑ ∑
1i i
s
MS t P≥ +∑  (6.10a) 
With that, we get our slot-based model (MZSL) for the NIS/ZW system, which 
consists of eqs. 6.1-6.4, 6.6a, 6.6d, 6.7c, 6.7d, 6.8a, 6.9, 6.10a, and 6.11. 
An alternate to a slot-based approach is a sequence-based approach used by some 
recent work (Hui et al., 2002; Gupta & Karimi, 2003; Liu & Karimi, 2006a). Liu & 
Karimi (2006a) found it to be the most effective for the UIS/UW system with identical 
units. Although, in principle, the approach is also applicable to the NIS/UW system, 
several new constraints and modifications are required to ensure that no batches stay 
between successive stages. In contrast to MUSL, we do not need to define a new stage 
to represent the final product buffer. 
6.1.2 Sequence-based Models 
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Instead of assigning batches to slots, we now model batch sequence at each 
stage s by means of the following pairwise binary variables. 
{1 if batch  follows right after batch  on some unit in stage i i s′=   0 otherwiseii sx ′
 i ≠ i′, i′ ∈ Iis
 at most one predecessor, we have, 
′
where, Iis = {i′ | batch i′ can follow directly after batch i on stage s}. Since a 












′∋ ∈ i s
≤∑  (6.12b) 
Because two batches i and i′ cannot follow each other (subtours of two batches 
cannot be allowed) on any unit, we need, 
1ii s i isx′ ′x + ≤
i i
 (6.13) 
Because there are ms units in stage s, as long as I ≥ ms, we can assume that all 
units will process at least one batch with no loss of generality. In that case, there will 
be exactly ms batches with no followers, hence the following must hold. 









If no pre-specified sequencing restrictions among batches, such as a job may 
not follow some other job on any unit, exist, then eqs. 6.14a and 6.14b become 
identical and 
= −∑ ∑  (6.14b) 
we can use any one of the two. However, if such restrictions do exist, 
then both eqs. 6.14a and 6.14b a
non-ide
re required, but then that would be a problem with 
ntical units. Thus, we assume the former in this paper, and use eq. 6.14a only. 
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We use eq. 6.6b to ensure that a batch stays in any unit for at least the required 
processing time. However, we also need to separate sufficiently the starts of two 
successive batches on any unit to allow for the processing of the earlier batch. We can 
write this as, 
' (1 )is is i s ii sts P ts M x ′+ ≤ + −  (6.15) 
where, tsis is the start time of batch i on stage s as defined earlier. While eq. 
6.15 is
 i leaves s is the same as it 
starts on (s+1), hence a tighter cons
 acceptable, we realize that there may be some time for which batch i may stay 
in stage s after its processing has finished, thus batch i′ cannot start processing, until 
batch i actually leaves stage s. Now, the time at which batch
traint is to write, 
( 1) ' [1 ]i s i s ii sts ts M x ′+ ≤ + −  s < S (6.16) 
Note that eq. 6.16 is relaxed, when i′ does not directly follow i, and we must 
write eq. 6.16 for all valid permutations of i and i′. 
Note that we do not write eq. 6.16 for s = S. However, we must still ensure eq. 
6.15 for s = S, i.e. batch i must have sufficient time for processing at stage S prior to 
the start of i′. Therefore, we must include eq. 6.15 for s = S. 
(1 )ts P ts M x'iS iS i S ii S′+ ≤ + −  (6.15a) 
Though sequence-based m
& Karim
ed models, their relaxations are often inferior. To tighten our 
model, we argue as follows. Consi
precede
odels (Hui et al., 2002; Gupta & Karimi, 2003; Liu 
i, 2006a) often involve fewer binary variables, equations, and nonzeros 
compared to slot-bas
der a batch i at stage s. If a batch i′ immediately 
s i, then i′ must have finished processing on all stages including s. The earliest 
time at which it can finish processing on s is its release time plus the sum of its 
processing times on stages 1 through s. Therefore, we obtain, 
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( )
is
is i is i i sts x BRT P′ ′ ′ ′≥ +∑ ∑  (6.17a) 
i s s′ ′∈ ≤I
Using a similar argument for a batch i′ following immediately after i on stage s, 
we get, 
i
is is ii s i s
i s s
MS ts P x P′ ′ ′
′ ′ ′∈ ≥I
  (6.17b) 
Again, since we do not write eq. 6.17b for s = S, we need eq. 6.10. Note that 
Liu & Karimi (2006a) who addressed multi-stage batch plants with identical un
≥ + +∑ ∑
its did 
not use
he following is redundant in 
the presence of eqs. 6.17a and 6.17b, hence th
s s
 this constraint for the UIS/UW system. It is possible to combine eqs. 6.17a and 
6.17b into one equation as follows, but it is obvious that t
e latter are tighter. 
( )
is is
is i is i i s ii s i s
i s s i
MS P x BRT P x P′ ′ ′ ′ ′
′ ′ ′ ′∈ ≤ ∈





This completes our sequence-base
6.6b, 6.6c, 6.10, 6.12, 6.13, 6.14a, 6.
eq. 6.17c instead of eqs. 6.17a and 6.17b, we define another m
USQ. 
For this, eqs. 6.15a, 6.16, and 6.17a, b change as follows. 
i SP M x′ ′ ′+ −∑  (6.15b) 
( 1)i is i i s ii s′ ′ ′ ′′ ′ −
i is ii s i s
 (6.17c) 
d model (MUSQ1) comprising eqs. 6.6a, 
15a, 6.16, 6.17a, and 6.17b. Since, we can also use 
odel (MUSQ2) 
comprising eqs. 6.6a, 6.6b, 6.6c, 6.10, 6.12, 6.13, 6.14a, 6.15a, 6.16, and 6.17c. 
As done for MZSL, we can derive MZSQ for the NIS/ZW system from M
1 1 (1 )i is i i s i
s s




s s s s
ts P ts P M x
′ ′′< < −
+ ≤ + + −∑ ∑  s > 1 (6.16a) 
1 ( )i is i is i i s
s s i s s
ts P x BRT P′ ′ ′ ′ ′
′ ′ ′< ∈ ≤
+ ≥ +∑ ∑ ∑
I
 (6.17d) 
is s i s s
is
1MS ts P x P
′ ′ ′ ′≤ ∈ ≥
≥ + +∑ ∑ ∑
I
′ ′ ′ ′  (6.17e) 
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MZSQ1 comprises eqs. 6.6a, d, 6.12a, b, 6.13, 6.14a, 6.15b, 6.16a, 6.17d, and 
6.17e, and MZSQ2 comprises eqs. 6.6a, d, 6.12a, b, 6.13, 6.14a, 6.15b, 6.16a, and 
6.17c. Before proceeding further, we first evaluate the models developed so far. 
We use the thirty four 3-stage examples (I1-I34) from Liu & Karimi (2006a) as test 
problems for evaluating MUSL
6.1.3 Model Evaluation 
, MZSL, MUSQ1, MUSQ2, MZSQ1, and MZSQ2. For 
the sak
is by designing the average 
processing time at each stage to be proportional to the number of identical units in that 
stage. For our evaluations throughout this paper, we used CPLEX 9.0 in GAMS 21.4 
on a DE
RAM r
ance variations. The first 
of thes
min/mcp mcp mc
e of brevity, we do not present the data for these examples. However, note that 
Liu & Karimi (2006a) designed the processing time data for these test problems such 
that all stages in each plant are relatively well-balanced in terms of using the right 
number of parallel units in each stage. They achieved th
LL workstation with a single 3.20 GHz Intel Pentium processor and 2 GB 
unning WINDOWS XP. Tables 6.2-6.6 show the model and solution statistics 
for these problems. For the sake of brevity, we do not show the solution statistics for 
MUSQ1 and MZSQ1 in these tables, because as we see later, MUSQ2/MZSQ2 
outperform MUSQ1/MZSQ1. 
We propose a variety of model ranks and ranking procedures for comparing 
models in the presence of huge problem-to-problem perform
e are the model relative rank (MRR) and geometric mean relative rank (GMRR) 
as proposed by Liu & Karimi (2006a,b): 







= ∏  (6.18b) 
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where, p represents a test problem, P is the total number of test problems in the 
evaluation, and smcp is the value of a model performance or solution statistic c (e.g. 
CPU time, binary variables, constraints, etc.) for model m on problem p. We use eqs. 
6.18a 
p=
We use AMRs for relative and integrality gaps, and AMRRs for RMIP and 
MIP values. The reason for doing this is that the values for these statistics are of the 
same order or scale, and then arithmetic mean is a better measure than geometric mean. 
Table 6.7 shows the GMRRs, AMRs, and AMRRs for all four models and 
various model and solution statistics. Because MZSL failed to find an integer solution 
for Example I33 within 5000 s, we excluded I33 from our computation of GMRRs for 
MIP values and AMRRs for the nodes of MZSL, MZSQ1, and MZSQ2. For evaluation, 
we first compare MUSL and MZSL (slot-based models) with MUSQ2 and MZSQ2 
(sequence-based models), and then compare the two sets of sequence-based models 
(MUSQ1/MZSQ1 vs. MUSQ2/MZSQ2). 
From Table 6.7, the binary variable ranks for MUSL and MZSL are 1.696; 
continuous variable ranks are 1.855 and 1.852; nonzero ranks are 2.000 and 2.002; and 
constraint ranks are 2.021 and 2.026 respectively. Clearly, MUSQ2 and MZSQ2 use 
much fewer binary variables, continuous variables, nonzeros, and constraints than 
and 6.18b for CPU time (s) and numbers of binary variables, constraints, 
continuous variables, nodes, and nonzeros. Note that if a model fails to terminate 
normally in 5000 s, then we still use 5000 s as its CPU time. 
For other statistics, we propose two other ranks, namely arithmetic mean rank 












mc mcpAMRR MRR P= ∑  (6.18d) 
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MUSL
o find any integer solution for Example I33. Hence, MIP 
ranks f
te of the 
tightne
 and MZSL. The sizes of the latter are roughly 1.7 to 2 times larger than those 
of the former. On the other hand, the RMIP ranks of the slot-based models are 1.000 
compared to 0.820 for the sequence-based models. Clearly, in spite of our efforts to 
tighten them, the latter are still loser than the former. The most probable reason for this 
is the presence of additional big-M constraints in the sequence-based models. The 
average integrality gaps for MUSL and MZSL are 5.62% and 5.65%, while those for 
MUSQ2 and MZSQ2 are 22.78% and 22.79%. Similarly, the average relative gaps for 
MUSL and MZSL are 1.35% and 1.33% as compared to 0% for both MUSQ2 and 
MZSQ2. In other words, the slot-based models, in spite of their lower integrality gaps, 
are slower and hence give inferior solutions than the sequence-based models in 5000 s. 
In spite of their tightness, MUSL and MZSL fail to solve eight examples (I16, 
I19, I20, and I30-I34) optimally within 5000 s. In contrast, MUSQ2 and MZSQ2 solve 
all thirty four problems optimally within 5000 s. In addition, MUSL fails to solve 
Example I21 and MZSL fails t
or MUSL and MZSL are 1.001 and 1.171 respectively. MUSQ2 and MZSQ2 
are roughly at least 18 times faster than MUSL and MZSL (GMRRs of 19.90 for 
MUSL vs. 1.089 for MUSQ2 and 23.93 for MZSL vs. 1.272 for MZSQ2). Furthermore, 
very interestingly, both MUSQ2 and MZSQ2 use far fewer nodes than MUSL and 
MZSL (GMRR of 2.189 for MUSQ2 vs. 6.350 for MUSL and 2.624 for MZSQ2 vs. 
11.00 for MZSL). Thus, we conclude that the sequence-based models (MUSQ2 and 
MZSQ2) are much faster than the slot-based models (MUSL and MZSL) in spi
ss of the latter. While the smaller sizes of the former clearly seem to win the 
race in this problem, note that they are not the only contributing factors, because nodes 
are also fewer for the former. 
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Although MUSQ2 and MZSQ2 outperform MUSL and MZSL generally, there 
is no guarantee that they are always better for every problem. According to Tables 6.2-
6.6, MUSL and MZSL are faster in Example I27. MUSL uses fewer nodes in eleven 
examples (I2-I4, I10, I12, I17, I18, I22, I24, I26, and I29) than MUSQ2, and MZSL 
uses fewer nodes in six examples (I2, I4, I10, I17, I22, and I23). While we can explain 
this based on the relatively tighter relaxations of slot-based models, it is not clear how 
sequence-based models still end up using fewer nodes than slot-based models. 
In comparing MUSQ1 (or MZSQ1) vs. MUSQ2 (or MZSQ2), we find that 
binary and continuous variables are the same for both models, but nonzeros and 
constraints are slightly more (GMRR of 1.030 for MUSQ1 and MZSQ1 vs. 1.000 for 
MUSQ2 and MZSQ2). Recall MUSQ1 and MZSQ1 use eqs. 6.17a, 6.17b, 6.17d, and 
6.17e instead of 6.17c as in MUSQ2 and MZSQ2. Although the former do indeed 
39 for MUSQ2/MZSQ2). The average relative gaps (AMR of 0.327%/0.389% 
for MUSQ1/MZSQ1 vs. 0.000% for MUSQ2/MZSQ2) also show that MUSQ2 and 
MZSQ2 give better solutions. Hence, it is clear that a tighter model need not be more 
6.2 NON-IDENTICAL PARALLEL UNITS 
el units have received almost all 
the attention so far in the literature. Liu & Karimi (2006b) developed a series of novel 
possess greater RMIP values (AMRR of 0.851 for MUSQ1/MZSQ1 vs. 0.820 for 
MUSQ2/MZSQ2), superior integrality gaps (AMRRs of 19.83%/19.85% for 
MUSQ1/MZSQ1 vs. 22.78%/22.79% for MUSQ2/MZSQ2), and fewer computation 
nodes (GMRR of 1.752/1.739 for MUSQ1/MZSQ1 vs. 2.189/2.624 for 
MUSQ2/MZSQ2), they are still slower (GMRR of 2.469/1.842 for MUSQ1/MZSQ1 vs. 
1.752/1.7
efficient. However, we cannot extrapolate this observation to larger problems. 
Multi-stage UIS/UW plants with non-identical parall
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slot-based models for the same process. Her  models from that work and 
extend them to the NIS/UW and NIS/ZW plants. Specifically, we use one 4-index 
model u & Karimi 
(2006b
6.2.1 4-index Slot-based Models 
nd 
prefers to assign batches to
slots are slots that are specific to a unit and may be asynchronous across units. The 
model uses the following primary decision v
nit  of stage  process
0 otherwiseijks
j sy =
 j ∈ Us, i ∈ Ij  
j ∈ Us
tjks = [s = s(j)] the time at which unit-slot k ends on unit j of stage s 
CTis = the time at which batch i completes on stage s 
where, s(j) is the stage to which unit j belongs. yijks is a binary variable, ujks is a 
0-1 continuous variable, and the others are pos
variables, we derive the following constraint
e, we pick two
and one 3-index model, namely M4UF and M3 respectively in Li
). 
This model requires us to postulate fixed numbers of unit-slots (k = 1, 2, …, Kjs) a
 slots in front. As defined by Liu & Karimi (2006b), unit-
ariables: 
{1 if u es batch  in its slot i k   
{1 if unit  processes a batch in its slot 0 otherwisejks j ku =   
itive continuous variables. Using these 

















  j ∈ Us (6.20) 
( 1)jks j k su u≥  j ∈ U  (6.21) + s
j ∈ Us (6.22a) ( 1)
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0 max[ , min min ]j s js ijt URT PT,s ii j js s ′
′′ ′= ∈ ∈′<∑ U J
≥ + ∑ ∑  CT  ≥ BRT (6.23) 
 j ∈ Us (6.22b) 
( 1)
s i




CT CT PT y i0 i 
iSMS CT≥  (6.24) 
min min
s is s ,
jsjK s iji j j
MS t PT
′
′′ ′∈ ∈U J s
jks ijksM y+ −  j ∈ Us, i ∈ Ij (6.26b) 
ext stage is able to receive 
it. To t ge (s–1). If it goes to 
unit j in s e s for processing, i.e. yijks = 1, t  time at which it can begin (e
unit j (s
M y− − − −  j ∈ Us, i ∈ Ij, s > 1 (6.26c) 
Although we can write eq. 6.26a for all stages, we find that using eq. 6.26a for 
s = 1 a
r any stage other than the last, eq. 6.26b 
ensures t i stays in this stage longer than its pr
ensures that the unit in the next stage, which will pr cess b
batch finishes in this stage. No stage follows the final stage, so eq. 6.26c need not 
consider TiS. 
With this, we have our first slot-based model (MU
consists of eqs. 6.19-6.25, 6.26a (s = 1), 6.26b, and 6.26c. 
For the NIS/ZW systems, we make eq. 6.23 an equality. 
′>
≥ + ∑  j ∈ U  (6.25) 
(1 )is jks ijksCT t M y≥ − −  j ∈ Us, i ∈ Ij (6.26a) 
isCT t≤ (1 )
In addition to the above, we need one more constraint for the NIS/UW system. 
This is to ensure that a batch leaves a stage only when the n
his end, consider a batch i completing processing on sta
tag hen the nd) on 
tage s–1) is clearly the end of slot (k–1) on stage s. In other words, 
CT t≥( 1) ( 1) (1 )i s j k s ijks
lone is sufficient, because eq. 6.26c takes care of situations at other stages. For 
stage 1, eqs. 6.26a and 6.26c ensure the matching of CTi1 and tjk1 and the sojourn of 
batch i in the first stage for its processing. Fo
hat batch ocessing time and eq. 6.26c 
o atch i, is available when the 
C
4) for the NIS/UW system. It 
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 s > 1 (6.23a) 
As done earlier for the NIS/ZW systems, we can use CTi0 to replace CTis using 
eq. 6.23a to get the following constraints corresponding to eqs. 6.24, 6.26a, 6.26b, and 
6.26c. 
Because a batch can always stay in the initial storage, before it is processed on 




i i ij ijk
j k
CT BRT PT y
∈ ∩











i0 ≥ BRTi (6.24a) 
1
0 1 1 (1
i
i ij ij k jk ijk
j k
CT PT yz t M y′ ′ 1)
′ ′∈ ∩
+ ≥ − −∑ ∑
U J
 j ∈ U1, i ∈ Ij (6.26d) 
i ij ij ks jks ijks
s s
C ′ ′ ′
′ ′≤ ∈
s j
i ij ij ks j k s ijksCT PT yz t M y′ ′ ′ −+ ≥ − −∑ ∑ ∑  j ∈ Us, i ∈ Ij, s > 1 (6.26f) 
Hence, MZ4 co
6.2.2 3-index Slot-based Models 
While the previous model used 4-in x bina we can reduce the num
binary variables by using 3-index variables instead. In contrast to the earlier model, 
this model uses both unit-slots and stage-slots. Using M3 (Liu & Karimi, 2006b) as 
basis, this model uses the following variables: 
iz =  j ∈ Ji ∩ Us
0 (1 )T PT yz t M y+ ≤ + −∑ ∑ ∑  j ∈ U , i ∈ I  (6.26e) 
s ij k′ ′∩U J
0 ( 1) (1 )
s is s j k′′ ′ ′< ∈ ∩U J
nsists of eqs. 6.19-6.22a, b, 6.24a, 6.25, 6.26d, 6.26e, and 6.26f. 
de ry variables, ber of 
{1 if batch  is processed in slot  of some unit in stage 0 otherwiseiks i k sq =  
{1 if unit  of stage  processes batch j s0 otherwiseijs
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The above two variables are binary.  in this
variable that is forced to be binary. Using these variables, we deduce the following 
constraints from those in Liu & Karimi (2006b): 
 (6.27) 
ijsz =∑  (6.29) 
=∑  (6.30) 






q =∑  (6.28) iks
1










ijks ijs=∑  j ∈ Ji ∩ Us (6.31) 
( 1)
s i
is i s ij ijs
j




 CTi0 ≥ BRTi (6.32) 
Then, our new model (MU3) consists of eqs. 6.22a, b, 6.24, 6.25, 6.26a (s = 1), 
6.26b, 6.26c, and 6.27-6.32. 
Following the same procedure as earlier, we get the following constraints for 
MZ3SL. Similar to eq. 6.23a in previous method, we convert eqs. 6.24a, 6.26d, 6.26e, 
and 6.26f into the following for NIS/ZW systems. 
s is j




 CT  ≥ BRT  (6.24b) i0 i
ij 1
0 1 1 1(1 )i ij ij jk ijkCT PT z t M y′ ′
′∈ ∩
+ ≥ − −∑
U J
CT PT z t M y
 j ∈ U1, i ∈ Ij (6.26g) 
0
s i
i ij ij s jks ijks





+ ≤ + −∑ ∑  j ∈ Us, i ∈ Ij (6.26h) 
′ ′< ∈ ∩U J
Hence, model MZ3 consists of eqs. 6.22a, b, 6.24b, 6.25, 6.26g, 6.26h, 6.26i, 
and 6.27-6.31. 
∩U J
0 ( 1) (1 )
s i
i ij ij s j k s ijksCT PT z t M y
′
′ ′ ′ −+ ≥ − −∑ ∑  j ∈ Us, i ∈ Ij, s > 1 (6.26i) 
s s j
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6.2.3 Model Evaluation 
For evaluating MU4, MZ4, MU3, and MZ3, we use sixteen test problems (Examples 
N1-N16) as used by Liu & Karimi (2006b). These sixteen problems are of 
progressively larger sizes, have varying numbers of stages, and have two to five 
parallel units in each stage. For detailed data on these problems, we refer the reader to 
Liu & Karimi (2006b). For all problems, we assume unit release time (URTjs) and 
batch release time (BRTi) to be zero. To guarantee optimality and do a fair comparison, 
we use Kjs = I for all j and s in all problems. For this evaluation, we used CPLEX 9.0 
in GAMS 21.4 on a DELL workstation with a single 3.20 GHz Intel Pentium CPU and 
2 GB RAM running Windows XP, which is the same as for our previous evaluation. 
Tables 6.8 and 6.9 show the model and solution statistics. Furthermore, Table 6.7 also 
gives the various average ranks of these models.  
From Tables 6.8 and 6.9, we see that all slot-based models have the same 
RMIP value for each problem. We also see that MU4 and MZ4 use more than twice 
the binary variables than MU3 and MZ3 (GMRRs of 2.278 vs. 1.000). However, MU3 
and MZ3 use more continuous variables and constraints than MU4 and MZ4. Although 
MU3 has slightly more nonzeros than MU4 (GMRRs of 1.027 vs. 1.003), MZ3 has 
fewer than 20% nonzeros of MZ4 (GMRRs of 1.000 vs. 5.056). Additionally, the 
nonzeros for NIS/ZW are far more than those for NIS/UW models. For instance, MZ4 
has 30950 nonzeros in Example N1, which is almost six times that for MU4 (5089). 
Similarly, MZ3 has more nonzeros than MU3 in Example N1 (7726 vs. 5339). The 
reason that NIS/ZW models have more nonzeros is that when we substitute CTi1 in 
place of CTis, we must use a large number of summation terms into the constraints. By 
using zijs, MZ3 avoids the use of several summation terms, hence MZ3 has far fewer 
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nonzeros than MZ4. In contrast, MU3 has more nonzeros than MU4, because MU3 
uses more constraints than MU4. 
For the NIS/UW system, MU4 is an order of magnitude faster than MU3 
(GMRR of 1.267 vs. 62.07) and also uses fewer nodes (GMRR of 1.634 vs. 44.96). 
While MU4 fails to solve only one problem (N10) to optimality within 5000 s, MU3 
fails to solve ten (N1, N2, N8-N13, N15, and N16). However, surprisingly, MU3 is 
faster than MU4 in Examples N5 and N14. In Example N5, MU3 takes 2.171 s and 72 
nodes to find an optimal solution, while MU4 needs 37.17 s and 6084 nodes. 
For the NIS/ZW system, MZ4 is almost twenty times faster than MZ3 (GMRR 
of 1.214 vs. 21.06) and uses twenty times fewer nodes also (GMRRs of 1.301 vs. 
22.19). Both MZ4 and MZ3 fail to solve N1, N10, N13, and N16 optimally within 
5000 s. In addition, MZ3 fails to solve another five (N3, N7, N8, N9, and N11) 
optimally within 5000 s. Interestingly, MZ3 solves N4, N6, and N12 faster and uses 
fewer nodes than MZ4, even though MZ3 performs far inferior to MZ4 overall. 
The average relative gaps for MU4 and MZ4 are 0.293% and 1.177%, which 
are better than 5.686% and 2.623% for MU3 and MZ3. It is obvious that the 4-index 
models (MU4 and MZ4) are clearly superior to the 3-index models (MU3 and MZ3) 
for this problem. This is in agreement with what Liu & Karimi (2006b) observed for 
the UIS/UW systems. 
While minimizing the makespan, which means maximizing productivity, is an 
important performance criterion, several other objectives are often used in practice. 
The ones especially important are those that relate to inventory costs and customer 
delivery. Many batch plants produce high-value products and operate on a make-to-
6.3 JUST-IN-TIME (JIT) PRODUCTION 
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order bas
plants m
is also of utmost importance to such plants, so they 
may al
dates for customer orders distrib tisfy a
orders as possible before their due-dates, i.e. minimize the tardiness of order 
completions. But to minimize the inventory costs due to the early production of these 
orders, it is also desirable to minimize the earliness of order completions. Therefore, 
many plants aim for just-in-time (JIT) scheduling. This can be achieved by minimizing 
the sum of earliness and tardiness of orders. A natural extension of the JIT objective, 
which would allow us to address both earliness and tardiness separately and trade them 
off appropriately, is weighted JIT or WJIT. This involves minimizing a weighted sum 
of earliness and tardiness. 
We now extend MUSL and MU4 to address WJIT scheduling. Such an 
extension requires defining several new variables that capture the earliness and 
tardiness of batches to enable the quantification of the WJIT objective. As defined 
earlier, if D  denotes the due date for batch i, then the earliness (Ei) and tardiness (Ti) of 
batch i and WJIT are given by, 
E  = max[CT  – D , 0] 
Ti = max[Di – CTiS, 0] 
WJIT E Tα β= +
is. Producing batches too far in advance incurs high inventory costs, and the 
ay prefer to minimize the earliness of production. On the other hand, customer 
satisfaction via on-time delivery 
so aim to minimize the tardiness of production. In an industrial setting with due-
uted over time, the goal is normally to sa s many 
i
i iS i
i i i i
i
( )∑  (6.33) 
(6.34a) 
where, αi and βi are appropriate weights for earliness and tardiness respectively. 
Then, to compute WJIT, we use: 
tsiS + PiS = Di + Ti – Ei (MUSL/MUSQ) 
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1i is i i its P D T E+ = + −∑  (MZSL/MZSQ) (6.34b) 
0
s i
i ij ijs i i i
s j∈ ∩U J
Note that we do not use eq. 6.17c for the WJIT objective, thus we have only 
one sequence-based model (MUSQ) instead of MUSQ1 and MUSQ2. With this, 
MUSL for WJIT minimization comprises eqs. 6.1-6.4, 6.6-6.9, 6.33, and 6.34a. In 
addition, we have eqs. 6.6a, 6.6b, 6.6c, 6.12, 6.13, 6.14a, 6.15a, 6.16, 6.17a, 6.33, and 
6.34a for MUSQ; eqs. 6.1-6.4, 6.6a, 6.6d, 6.7c, 6.7d, 6.8a, 6.9, 6.33, and 6.34b for 
MZSL; eqs. 6.6a, d, 6.12a, b, 6.13, 6.14a, 6.15b, 6.16a, 6.17d, 6.33, and 6.34b for 
MZSQ; eqs. 6.19-6.23, 6.26a (s = 1), 6.26b, 6.26c, 6.33, and 6.34c for MU4; eqs. 6.22a, 
b, 6.26a (s = 1), 6.26b, 6.26c, 6.27-6.33, and 6.34c for MU3; eqs. 6.19-6.22a, b, 6.26d, 
6.26e, 6.26f, 6.33, and 6.34d for MZ4; and eqs. 6.22a, b, 6.26g, 6.26h, 6.26i, 6.27-6.31, 
6.33, and for 6.34d MZ3. 
We solve Examples I1-I33 (identical units) and N1-N16 (non-id
s
CTiS = Di + Ti – Ei (MU4/MU3) (6.34c) 
+ = + −∑ ∑  (MZ4/MZ3) (6.34d) 
entical units) 
using M
CT PT z D T E
USL, MZSL, MUSQ, MZSQ, MU4, MU3, MZ4, and MZ3 to minimize WJIT. 
For simplicity, we set αi = βi = 1 in all problems and use identical due dates for all 
batches in each example. Problems with different batch due dates should be 
straightforward, since our models are designed for batches with non-identical due dates. 
We report the average ranks of models in Table 6.7. Table 6.10 gives the due dates. 
Tables 6.12-6.18 are for the corresponding model and solution statistics. 
Since model sizes are almost the same for the WJIT and makespan objectives, 
the sequence-based models (MUSQ/MZSQ) are still 1.7 to 2 times smaller than the 
slot-based (MUSL/MZSL) models for plants with identical parallel units. Again, the 
size is an overriding factor in performance and MUSQ/MZSQ are roughly 5-9 times 
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faster than MUSL/MZSL for plants with identical units. However, it seems that the 
CPU time difference between the WJIT-objectives (GMRR of 1.280/1.094 for 
MUSQ/MZSQ vs. 6.717/9.402 for MUSL/MZSL). Recall that the former were roughly 
at least eighteen times faster for the makespan-objective. This is because that more 
problem
 For the UW policy, MU4 is roughly 30-40% faster 
than MU3 (GMRR of 1.000 vs. 1.385). Compare this with their speed ratio of almost 
60 for the makespan-objective. This is probably because MU4 now uses more nodes 
s are not solved optimally within 5000 s in the case of WJIT-objective. For 
these problems, the ratios of CPU times for MUSQ/MZSQ vs. MUSL/MZSL are all 
1.000 vs. 1.000 because both models use up the time limitation. Hence, the problems, 
which contribute the difference of CPU times for models, are fewer for the WJIT-
objective than for the makespan-objective. The average relative gaps for MUSL/MZSL 
are 34.43%/41.77%, which are much worse than 10.47%/11.69% for MUSQ2/MZSQ2. 
Thus, MUSQ/MZSQ being faster, find much better solutions in 5000 s.  
For plants with non-identical units, the relative model sizes of MU4/MZ4 and 
MU3/MZ3 are again comparable for this objective. However, there are some surprising 
differences in relative performance.
than MU3 (GMRR of 1.531 vs. 1.391). However, unlike the makespan-objective, the 
former finds worse integer solutions (AMRRs of 1.083 vs. 1.048) than the latter. For 
the ZW policy, MZ4 is about 50% faster and uses slightly fewer nodes than MZ3 
(CPU time GMRR of 1.030 vs. 1.579, node GMRR of 1.383 vs. 1.469), but again it still 
does not give better solutions. Their MIP AMRRs are 1.059 vs. 1.029 for MZ4 vs. MZ3. 
Finally, it appears that the WJIT-objective is even more difficult than the makespan-
objective, as average relative gaps are much higher. However, the gaps for the 4-index 
models are still smaller than those for the 3-index models (AMR of 67.76%/71.51% for 
MU4/MZ4 vs. 87.17%/83.83% for MU3/MZ3). 
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Hence, unlike the makespan-objective, the 3-index models seem better than 4-
index models in this objective in terms of solution quality though the latter is faster. In 
constrast, 4-index models are always better than 3-index models. The reason might be 
that both 3-index and 4-index models are not able to find optimal solutions within the 
time limitation (5000 s). 3-index models involve fewer binary variables, which gives 
them an advantage to find a good integer solution since the branch and bound tree is 
relative smaller. However, because 3-index models often have larger sizes, which 
might slow down their lower bound increasing process. So within 5000 s, 3-index 
models often obtain better upper bounds, but worse lower bound and a higher relative 
gaps compared to 4-index models. 
6.4 HYBRID PLANTS 
f UIS, NIS, UW, and ZW by picking the right constraints for 
each stage based on its configurations. Additionally, most plants with non-identical 
Most real batch plants have hybrid structure in terms of processing units, inter-stage 
storage sizes, and inter-stage wait policies. In other words, they do not fall cleanly into 
the categories such as UIS/UW, NIS/UW, and NIS/ZW. For instance, although the ZW 
policy is required quite often in many batch plants, is not likely to be necessary at all 
stages. The most likely scenario is for at most one or two stages in a plant to follow the 
ZW policy and all others to follow the UW policy. Therefore, it is quite important to 
schedule plants that use various mixes of UW and ZW policies, or MW (Mixed Wait) 
policy. We call such plants as MW plants. Similarly, while many batch plants have no 
storage, there may be one or two stages with unlimited inter-stage storage. Therefore, 
various mixes of UIS and NIS often exist in real plants. Having addressed UIS/UW, 
NIS/ZW, and NIS/UW configurations separately, we can easily synthesize models for 
plants that use mixes o
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paralle
arate UIS/UW (Liu, 
2006), NIS/UW, and NIS/ZW models for plants with identical and non-identical 
parallel units to synthesize a model for scheduling hybrid plants. We take a 4-stage 
plant with two identical units in stage 1, three identical units in stage 3, three non-
identical units in stage 2, and two non-identical units in stage 4. Five batches are to be 
scheduled for processing on all four stages. Table 6.11 shows the processing times of 
batches. While no storage exists between stages 1 and 2, and stage 2 and 3; storage 
between stages 3 and 4 is unlimited. Stage 2 produces an unstable intermediate batch 
and ZW policy applies. The remaining three stages (1, 3, and 4) follow the UW policy. 
The batch and unit release times are all zero and makespan minimization is the 
scheduling objective.  
Because units in stages 1 and 3 are identical respectively, MUSQ2/MZSQ2 are 
the best th non-
identic
es. Then, we use eqs. 6.6c, 6.12a, 
l units may have one or more stages that use identical parallel units. Because the 
latter are easier to handle from a computational perspective, it is prudent to exploit 
these simpler, but scattered, features of identical parallel units in many real-life batch 
plants. Again having addressed these two scenarios of identical and non-identical 
parallel units separately, we are in the ideal position to synthesize models for 
scheduling plants that have mixes of stages with identical and non-identical parallel 
units. For the lack of a better term, we call these plants as hybrid. 
While we could present complete and detailed models for the hybrid plants, it 
would be a notational nightmare for the reader. Therefore, we adopt the simpler 
approach of using an example to illustrate how one can use our sep
 for them. Similarly, MU4/MZ4 are suitable for stages 2 and 4 wi
al units. Therefore, we use MUSQ2 for stages 1 and 3, MZ4 for stage 2, and 
MU4 for stage 4. Hence, we use xii's for stages 1 and 3; and yijks, ujks, and tjks for stages 
2 and 4. CTis is the key variable that connects stag
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6.12b, 6.13, 6.14a, 6.15, and 6.17 for stages 1 and 3, and use eqs. 6.19, 6.20, 6.21, 
6.22a, 6.22b, 6.25, 6.26a, and 6.26b for stages 2 and 4. Additionally, we use eq. 6.23a 
for stage 2, eq. 6.23 for stage 4, eq. 6.26c for the storage between stages 1 and 2, and 
eq. 6.16 for the storage between stages 2 and 3. Finally, we use eq. 6.24 as the 
objective. Appendix A gives the complete model for this problem. 
 
Figure 6.2. Optimal production schedule for the hybrid plant example 
The model requires 165 binary variables, 236 continuous variables, and 572 
constraints. The optimal makespan is 361 tu and integrality gap is 1.66%. Figure 6.2 
shows the Gantt chart for this processing sequence. 
6.5 CONCLUSION 
Little work exists on the scheduling of multi-stage multi-product batch plants with no 
inter-stage storage in contrast to plants with unlimited storage. Furthermore, most of 
this work has assumed non-identical parallel units and single (uniform) inter-stage 
storage configuration. Many real plants avoid inter-stage storage, employ mixes of 
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inter-stage wait policies such as unlimited and zero wait, and possess mixes of stages 
with identical and non-identical parallel units. By developing MILP formulations for 
scheduling thes a  plant configurations, this paper has made an 
important contrib  t . Furthermore, it has also 
addressed seve r kespan, weighted 
tardiness, weig l r continuous-time 
formulations are in n appropriate and justified mix 
of slot-based and nc his is in contrast to most 
batch plant scheduling m deling approaches. In 
particular, we found that a 4-index slot-based approach works best for sequencing 
batches on stages with non-identical parallel units, while a sequence-based approach is 
the best for stages with identical parallel units. Our work also supports a frequent 
observation that models with fewer binary variables or those with tighter MILP 
relaxations do not always perform better. The performances of models also differ 
significantly for different objectives. In particular, we found 4-index models to be 
better than 3-index models for makespan minimization, but the latter seem better than 
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Table 6.1 Various scheduling models and their constraints 
Formulation Constraints 
MUSL 1-4, 6-11 
MZSL - 1 4, 6a, 6 , 7 9, , 1d, 7c d, 8a,  10a 1 
MUSQ a, 6c  1 4 5a, 7a,1 6  6b, , 10, 2, 13, 1 a, 1  16, 1  17b 
MZSQ a a 3 5 6a, 17e1 6 , d, 12 , b, 1 , 14a, 1 b, 1  17d,  
MUSQ2 6a, 6b, 6c, 10, 12, 13, 14a, 15a, 16, 17c 
MZSQ2 6a, d, 12a, b, 13, 14a, 15b, 16a, 17c 
MU4 9 6   1 -25, 2 a (s = 1), 26b, 26c 
MZ4 9 b ,  26 1 -22a, , 24a 25, 26d, 26e, f 
MU3 2 24  2 1 b, 7-2 a, b, , 25, 6a (s = ), 26  26c, 2 32 
MZ3 22a, b, 24b, 25, 26g, 26h, 26i, 27-31 
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Table 6.2 Model and solution statistics for Examples I1-I8 
Example I1 
Variables RMIP MIP









MUSL 108 145 1318 362 74.00 78 0.00 5.22 5032 
MUSQ2 60 73 636 170 57.27 78 0.00 0.47 2026 
MZSL 108 133 1294 350 74.00 78 0.00 8.02 7382 
MZSQ2 60 67 624 164 57.27 78 0.00 1.09 4204 
Example I2 
MUSL 108 145 1318 362 141.50 145 0.00 0.38 139 
MUSQ2 60 73 636 170 108.33 145 0.00 0.28 762 
MZSL 108 133 1294 350 141.50 145 0.00 0.42 138 
MZSQ2 60 67 624 164 108.33 145 0.00 0.81 963 
Example I3 
MUSL 108 145 1274 355 67.50 73 0.00 0.72 932 
MUSQ2 60 73 636 170 53.49 73 0.00 0.31 1118 
MZSL 108 133 1250 343 67.50 73 0.00 0.88 932 
MZSQ2 60 67 624 164 53.49 73 0.00 0.31 842 
Example I4 
MUSL 108 145 1274 355 132.50 141 0.00 0.72 404 
MUSQ2 60 73 636 170 105.94 141 0.00 0.27 511 
MZSL 108 133 1250 343 132.50 141 0.00 0.95 721 
MZSQ2 60 67 624 164 105.94 141 0.00 0.31 750 
Example I5 
MUSL 108 145 1242 348 72.00 78 0.00  1.09 1036 
MUSQ2 60 73 636 170 68.00 78 0.00  0.08 108 
MZSL 108 133 1218 336 72.00 78 0.00  0.59 482 
MZSQ2 60 67 624 164 68.00 78 0.00  0.14 168 
Example I6 
MUSL 108 145 1242 348 86.00 88 0.00  1.45 1029 
MUSQ2 60 73 636 170 86.00 88 0.00  0.14 300 
MZSL 108 133 1218 336 86.00 88 0.00  2.63 2802 
MZSQ2 60 67 624 164 86.00 88 0.00  0.17 349 
Example I7 
MUSL 144 193 1688 464 29.00 32 0.00  49.4 42690
MUSQ2 90 109 954 255 29.00 32 0.00  0.34 1223 
MZSL 144 175 1652 446 29.00 32 0.00 110 90424
MZSQ2 90 97 930 243 29.00 32 0.00  0.30 1000 
Example I8 
MUSL 144 193 1688 464 166.50 181 0.00 90.7 52081
MUSQ2 90 105 954 255 160.00 181 0.00  0.20 441 
MZSL 144 175 1652 446 166.50 182 0.00 62.9 36275
MZSQ2 90 97 930 243 160.00 182 0.00  0.17 185 
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Table 6.3 Model and solution statistics for Examples I9-I16 
Example I9 
Variables RMIP MIP









MUSL 147 190 1855 479 82.00 85 0.00 61.7 36104
MUSQ2 84 99 882 226 59.11 85 0.00 5.42 21306
MZSL 147 176 1827 465 82.00 85 0.00 81.9 40661
MZSQ2 84 92 868 219 59.11 85 0.00 2.84 6690 
Example I10 
MUSL 147 190 1855 479 164.50 168 0.00 14.7 6706 
MUSQ2 84 99 882 226 108.33 168 0.00 2.83 10617
MZSL 147 176 1827 465 164.50 168 0.00 11.9 3995 
MZSQ2 84 92 868 219 108.33 168 0.00 7.63 16033
Example I11 
MUSL 147 190 1790 471 75.50 81 0.00 53.3 55226
MUSQ2 84 99 882 226 59.18 81 0.00 5.64 24880
MZSL 147 176 1762 457 75.50 81 0.00 91.7 77297
MZSQ2 84 92 868 219 59.18 81 0.00 11.5 31600
Example I12 
MUSL 147 190 1790 471 143.00 153 0.00 9.28 8338 
MUSQ2 84 99 882 226 109.08 153 0.00 3.11 13456
MZSL 147 176 1762 457 143.00 153 0.00 40.7 26630
MZSQ2 84 92 868 219 109.08 153 0.00 4.67 15874
Example I13 
MUSL 147 190 1739 463 81.50 86 0.00 14.5 9462 
MUSQ2 84 99 882 226 68.00 86 0.00 0.98 3918 
MZSL 147 176 1711 449 81.50 86 0.00 38.3 33157
MZSQ2 84 92 868 219 68.00 86 0.00 0.56 1534 
Example I14 
MUSL 147 190 1739 463 92.00 101 0.00 18.8 16420
MUSQ2 84 99 882 226 86.00 101 0.00 1.06 4720 
MZSL 147 176 1711 449 92.00 101 0.00 25.3 17720
MZSQ2 84 92 868 219 86.00 101 0.00 0.69 1804 
ExampleI15 
MUSL 196 253 2366 620 31.00 34 0.00 720 351161
MUSQ2 126 148 1323 339 29.00 34 0.00 5.92 19197
MZSL 196 232 2324 599 31.00 34 0.00 491 224204
MZSQ2 126 134 1295 325 29.00 34 0.00 3.98 11061
Example I16 
MUSL 196 253 2366 620 199.00 217 8.29 5000 1791451
MUSQ2 126 148 1323 339 199.00 215 0.00 5.91 18993
MZSL 196 232 2324 599 199.00 218 8.26 5000 1659112
MZSQ2 126 134 1295 325 199.00 215 0.00 7.72 24500
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Table 6.4 Model and solution statistics for Examples I17-I24 
Example I17 
Variables RMIP MIP









MUSL 192 241 2350 594 74.50 78 0.00 55.5 22520
MUSQ2 112 129 1168 290 61.77 78 0.00 15.6 51548
MZSL 192 225 2318 578 74.50 78 0.00 25.3 11665
MZSQ2 112 121 1152 282 61.77 78 0.00 15.5 47166
Example I18 
MUSL 192 241 2350 594 140.50 149 0.00 37.2 18275
MUSQ2 112 129 1168 290 115.66 149 0.00 16.7 54626
MZSL 192 225 2318 578 140.50 149 0.00 148 69270
MZSQ2 112 121 1152 282 115.66 149 0.00 14.9 41559
Example I19 
MUSL 300 361 3962 904 214.50 234 7.59 5000 1107981
MUSQ2 180 201 1860 442 181.35 234 0.00 3474 7590674
MZSL 300 341 3922 884 214.50 237 9.49 5000 866522
MZSQ2 180 191 1840 432 181.35 234 0.00 1298 2596582
Example I20 
MUSL 256 321 3204 798 128.00 141 3.27 5000 1636583
MUSQ2 168 193 1752 435 128.00 141 0.00 14.6 39195
MZSL 256 297 3156 774 128.00 141 3.05 5000 1540403
MZSQ2 168 177 1720 419 128.00 141 0.00 42.6 100153
Example I21 
MUSL 256 321 3204 798 141.54 157 1.27 5000 1114061
MUSQ2 168 193 1752 435 114.00 156 0.00 15.5 131214
MZSL 256 297 3156 774 141.54 156 0.00 1993 667809
MZSQ2 168 177 1720 419 114.00 156 0.00 11.4 26924
Example I22 
MUSL 192 241 2514 612 118.00 121 0.00 2706 926959
MUSQ2 112 129 1168 290 75.64 121 0.00 376 1218871
MZSL 192 225 2482 596 118.00 121 0.00 1651 538042
MZSQ2 112 121 1152 282 75.64 121 0.00 781 1906156
Example I23 
MUSL 192 241 2514 612 119.50 121 0.00 507 182177
MUSQ2 112 129 1168 290 77.32 121 0.00 43.2 130813
MZSL 192 225 2482 596 119.50 121 0.00 460 143441
MZSQ2 112 121 1152 282 77.32 121 0.00 129 325701
Example I24 
MUSL 192 241 2424 603 81.50 86 0.00 720 347981
MUSQ2 112 129 1168 290 62.20 86 0.00 172 552785
MZSL 192 225 2392 587 81.50 86 0.00 1970 904047
MZSQ2 112 121 1152 282 62.20 86 0.00 290 810794
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Table 6.5 Model and solution statistics for Examples I25-I32 
Example I25 
Variables RMIP MIP









MUSL 192 241 2424 603 140.50 141 0.00 423 175142
MUSQ2 112 129 1168 290 93.37 141 0.00 9.37 32371
MZSL 192 225 2392 587 140.50 141 0.00 330634862 
MZSQ2 112 121 1152 282 93.37 141 0.00 28.3 56804
Example I26 
MUSL 219823192 241 2424 603 57.50 58 0.00 670 
M 3USQ2 112 129 1168 290 9.39 58 0.00 132 494332
MZSL 192 225 2392 587 57.50 58 0.00 802 244841
MZSQ2 112 121 1152 282 39.39 58 0.00 271 639640
Example I27 
MUSL 243 298 3188 751 159.00 159 0.00 91.7 22057
MUSQ2 144 163 1494 362 98.39 159 0.00 240 623471
MZSL 243 280 3152 733 159.00 159 0.00 234 39582
MZSQ2 144 154 1476 353 98.39 159 0.00 887 1173245
Example I28 
MUSL 192 241 2260 585 55.75 64 0.00 1059 674546
MUSQ2 112 129 1168 290 48.00 64 0.00 0.25 365 
MZSL 192 225 2228 569 55.75 64 0.00 4010 2324717
MZSQ2 112 121 1152 282 48.00 64 0.00 0.55 640 
Example I29 
MUSL 192 241 2260 585 169.25 179 0.00 3.16 1400 
MUSQ2 112 129 1168 290 158.4 179 0.00 0.91 2543 
MZSL 192 225 2228 569 169.25 179 0.00 294 202448
MZSQ2 112 121 1152 282 158.4 179 0.00 0.34 371 
Example I30 
MUSL 300 361 3810 893 62.50 65 2.31 5000 1456256
MUSQ2 180 201 1860 442 48.26 65 0.00 29.9 68072
MZSL 300 341 3770 873 62.50 65 3.84 5000 1059999
MZSQ2 180 191 1840 432 48.26 65 0.00 49.7 84147
Example I31 
MUSL 300 361 3810 893 211.75 232 8.41 5000 1439161
MUSQ2 180 201 1860 442 181.35 232 0.00 85.5 176053
MZSL 300 341 3770 873 211.75 232 8.73 5000 1271093
MZSQ2 180 191 1840 432 181.35 232 0.00 128 224274
Example I32 
MUSL 300 361 3810 893 155.00 164 4.98 5000 1383916
MUSQ2 180 201 1860 442 132.16 164 0.00 26.0 51655
MZSL 300 341 3770 873 155.00 165 6.06 5000 1578684
MZSQ2 180 191 1840 432 132.16 164 0.00 49.7 55698
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Table 6.6 Model and solution statistics for Examples I33 and I34 
Example I33 
Variabl RMIP MIes P















MU 3 7 8   3SL 63 430 4798 10 1 225.75 23 5.15 5000 10275 0
MUSQ2 2 3 6   620 243 2266 5 0 183.76 23 0.00 272 4480 7
MZSL 3 4   63 408 4754 10 9 225.75 - - 5000 - 
MZSQ2 2 1 6   20 232 2244 5 9 183.76 23 0.00 807 769113
Example I34 
Variables RMIP MIP










nts (t ) (t
Relat  CPU
Gap ( Time ( ) Nod s
MUSL 3 7 0   463 430 4798 10 1 162.25 17 4.56 5000 10943 5
MUSQ 41082 220 243 2266 530 131.38 170 0.00 480 83
MZ 3 4 0   16SL 63 408 4754 10 9 162.25 17 4.56 5000 12605
MZ 2 1 0   6SQ2 20 232 2244 5 9 131.38 17 0.00 1029 15768 8
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Table 6.7 jectives 
Makespan-objective in ts with identical units 





















e (s) No es Gap 
MUSL .6 .8 . . . 0 1.3 19.90 6.350 5.6241 96 1 55 2 021 2 021 1 000 1.0 1 48
MUSQ1 .0 .0 . . 0 0.3 2.469 1.752 19.831 00 1 00 1.030 1 058 0 851 1.0 0 27
MUSQ2 .0 .0 . . . 0 0.0 1.089 2.189 22.781 00 1 00 1 000 1 000 0 820 1.0 0 00
Makespan-objective in ts with identical units  NIS/ZW plan
MZSL .6 .8 . . .0 00 1.3 23.93 11.00 5.6531 96 1 52 2 002 2 026 1 00 1. 1 33
MZSQ1 .0 .0 . . .8 00 0.3 1.842 1.739 19.851 00 1 00 1 030 1 060 0 51 1. 0 89
MZSQ2 .0 .0 . .8 00 0.0 1.272 2.624 22.791 00 1 00 1.000 1 000 0 20 1. 0 00
Makesp b  th n enti its an-o jective in NIS/U ntsW pla  wi on-id cal un
MU4 2.278 1.003 1.000 0.2931.000 1.000 1.000 1.267 1.634 
M .0 02 5 .9 A U3 1.000 1.377 1.027 1.191 1 00 1. 6 .686 62.07 44 6 N/
Makesp b  i /Z nts th n enti its an-o jective n NIS W Pla  wi on-id cal un
M .2 .0 . . .0 01 1.1 1.2 .3Z4 2 78 1 00 5 056 1 000 1 00 1. 0 77 14 1 01 
M .0 .3 .1 .0 01 2.6 21. 2.1 A Z3 1 00 1 83 1.000 1 93 1 00 1. 0 23 06 2 9 N/
WJIT-objective in NIS/UW plant th i al us wi dentic nits 
MUSL 1.696 1.988 34.43 6.717 4.032 1.774 2.008 1.010
MU .0 .0 . . N 0 10. 1.2 .5  SQ 1 00 1 00 1 000 1 000 /A 1.0 1 47 8 20 59 N/A
WJIT-ob  i /Z t h i al ujective n NIS W Plan s wit dentic nits 
MZ .6 .7 . . 5 41. 9.4 .37SL 1 96 1 48 2 022 1 936 1.0 9 77 02 5 1 
MZSQ 1.000 1.000 1.000 1.000 11.69 1.094 1.875 N/A N/A 1.001
WJIT c  W  w non tica  -obje tive in NIS/U  plants ith -iden l units
M .2 .0 . 8 67. 1.0 .531U4 2 78 1 00 1.145 1 000 1.0 3 76 00 1  
M .0 .3 . N 4 87. 1.3 .3  U3 1 00 1 69 1.024 1 192 /A 1.0 8 17 85 1 91 N/A
WJIT  N non tica  -objective in IS/ZW Plants with -iden l units
M .2 .0 . .0 05 71. 1.0 .383Z4 2 78 1 00 5 048 1 00 1. 9 51 30 1  
M .0 .3 . .2 N 02 83. 1.5 .46 /A Z3 1 00 1 71 1 000 1 23 /A 1. 9 83 79 1 9 N
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Table 6.8 Model and solution statistics for Examples N1-N8 
Example N1 
Variables R MMIP IP














me (s) Nodes 
MU4  1 1 1 0.00 1631 451741 484 595 5089 155 14.86 18
MU3  1 1 1 9.64 5000 588495 286 837 5339 401 14.86 28
MZ4  1 1 1 1.67 5000 614489 484 584 30950 133 14.86 20
MZ3  1 1 1 2.83 5000 515101 286 826 7726 379 14.86 19
Example N2 
MU4  1 0.00 1.72 448 577 4761 104 29.65 33 330 
MU3  1 5.88 5000 15184 705 4711 215 29.65 34 51212
MZ4  1 0.00 2.80 448 569 33793 088 29.65 33 562 
MZ3  1 0.00 5 220825 184 697 8399 199 29.65 33 51 
Example N3 
Varia Mbles RMIP IP














e (s) odes 
MU4  0.00 393 156710 405 514 4288 990 76.44 84
MU3  1 1.04 5000 10207 676 4379 148 76.44 84 93031
MZ4 405 505 24835 97 4 0.00 195 47740 2 76.44 8
MZ3  1 7 8 1.18 5000 100207 667 6701 130 6.44 5 8946
Exam  ple N4
MU4  882 1 1 0.00 1.58 343 463 3682 23.58 33 294 
MU3  1 1 1 0.00 349 166927 196 610 3794 029 23.58 33
MZ4 343 449 21385 86 3 0.00 127 44309 1 123.58 13
MZ3  1 1 1 0.00 20.8 5490 196 596 6356 008 23.58 33
Exam  ple N5
MU4  1 1 1 0.00 37.2 640 825 6790 576 35.84 48 6084 
MU3  1 1 1 0.00 2.17 272 1017 6746 746 35.84 48 72 
MZ4 640 809 61726 15 8 0.00 11.0 989 52 135.84 14
MZ3   1 1 1 1 0.00 2289 263581 272 1001 3682 722 35.84 48
Exam  ple N6
MU4  695 0.00 1.19 500 250 371 2750 65.00 72
MU3  795 0.00 4.02 150 471 2820 65.00 72 3095 
MZ4 250 365 16015 67 2 0.00 4.92 2740 5 65.00 7
MZ3  775 0.00 3.19 2288 150 456 5510 65.00 72
Exam  ple N7
MU4  801 0.00 16.0 5214 324 415 3443 95.00 97
MU3  967 1 9.46 5000 795350 198 577 3613 95.00 07
MZ4 324 406 17510 78 7 0.00 54.6 19270 3 95.00 9
MZ3  949 1 4.61 5000 930079 198 567 5206 95.00 01
Exam  ple N8
MU4  1 0.00 37.5 500 621 5265 200 80.92 89 10037 
MU3  1 9.86 5000 521409 250 821 5375 395 80.92 97
MZ4 500 611 33535 1180 80.92 89 0.00 1548 269680 
MZ3 250 811 8245 1375 80.92 95 8.64 5000 560416 
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Table 6.9 Model and solution statistics for Examples N9-N16 
Example N9 
Variab RMles IP MIP













Rela   C
Gap  Tim ) N
MU4 567  5 13 31.8 33 00 .72 712 987 68 5 0. 7 4000 
MU3 25  5 15 31.8 33 .03 000 29912 874 920 10 5 3 5 96
MZ4 67  47432 13 31.8 33 00 .6 689 5 703 50 5 0. 44 10
MZ3 25  10591 14 31.8 34 88 00 63672 865 92 5 5. 50 76
Example N10 
MU4 67  5 13 146. 160 68 00 48865 721 996 86 39 4. 50 92
MU3 306  6 16 146. 169 .8 00 9321964 172 72 39 11 50 44
MZ4 7  43859 13 146. 164 .64 00 123156 703 59 39 7 50 60
MZ3 6  10420 16 146. 155 .87 00 491830 946 00 39 3 50 37
Example N11 
MU4 810 8 8 19 145. 154 00 2018 261513101 540 53 24 0.  
MU3 333 1261 8479 2170 145.24 154 0.27 5000 503907
MZ4 810 1000 86903 1926 145.24 154 0.00 186 12550 
MZ3 333 1243 17263 2143 145.24 154 0.64 5000 655364
Example N12 
MU4 360 505 3902 0 7 0.00 7.61 4100 954 72.5 6
MU3 204 64 9 5 5000 21777999 3994 10 4 72. 0 78 6.11 
MZ4 360 487 936 5 7 0 164 49587 26 930 72. 0 6 0. 0 
MZ3 204 631 76 0 5 7 0 125 45240 78 1 72 72. 0 6 0. 0 
Example N13 
MU4 1000 1231 490 37 2 16 0 563 48716  10 2 0 153. 9 2 0. 0 
MU3 400 1531 410 6 1 2 5000 437568 10 2 40 153.29 63 1. 3 
MZ4 1000 1211 177 5000 321591118140 2340 153.29 8.63 
MZ3 400 1511 21260 2610 153.29 162 0.62 5000 309350
Example N14 
MU4 144 205 1574 390 529.00 529 0.00 1.98 2620 
MU3 96 277 1654 466 529.00 529 0.00 1.56 769 
MZ4 144 199 5660 378 529.00 529 0.00 0.30 102 
MZ3 96 271 2356 454 529.00 529 0.00 262 191150
Example N15 
MU4 144 205 1574 390 465.69 479 0.00 2.52 2864 
MU3 96 277 1654 466 465.69 489 3.96 5000 2934681
MZ4 144 199 5660 378 465.69 479 0.00 4.33 4575 
MZ3 96 271 2356 454 465.69 479 0.00 834 929210
Example N16 
MU4 384 497 4074 952 320.39 452 0.00 1617 993598
MU3 176 625 4093 1070 320.39 453 28.7 5000 1128365
MZ4 384 489 25762 936 320.39 452 0.89 5000 2201605
MZ3 176 617 6853 1054 320.39 453 13.7 5000 1511901
168 
Chapter 6. No Inter-stage Storage 
Table 6.10 Due dates (tu) for examples 
Example Due Date Example Du Due Date Example Due Datee Date Example
I1 I14 60 60  120 I27 130 N6 
I2 150 I15 30 I28 50 N7 100 
I3 60 16 1   I  50 I29 120 N8 80 
I4 100 17 6  I  0 I30 65 N9 20 
I5 90 18 1    I  35 I31 170 N10 120 
I6 90 19 1   I  90 I32 150 N11 120 
I7 20 I20 120 I33 180 N12 60 
I8 170 21 1   I  70 I34 130 N13 100 
I9 70 22 9  I  0 N1 100 N14 500 
I10 170 23 1I  00 N2 20 N15 500 
I11 60 24 1I  00 N3 70 N16 400 
I12 110 I25 1 00 N4 100 
I13 85 26   I  4  5 N5 120
 
Ta  P ssi  o che  uni he i tiv
S1 S2 S3 S4 
ble 6.11 roce ng times (tu) f bat s on ts for t llustra e example 
Batches  J4 J6 J1J1-J2 J3 J5 -J8 J9 0
O1 21 59 46 98 58103 52
O2 50 1 65 1 5313 86 16 49
O3 16 69 120 66 80 6562
O4 49 71 138 97 63 6957
O5 81 1 1 5321 125 138 00 75
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Table 6.12 Model and solution statistics for Examples I1-I8 (WJIT) 
Example I1 
Variables MIP








Time (s) Nodes 
MUSL 108 157 1229 345 84 0.00 20.3 34193 
MUSQ 60 85 595 171 84 0.00 3.59 9875 
MUZL 108 145 1205 333 84 0.00 105 131016
MUZQ 60 79 583 165 84 0.00 3.20 7775 
Example I2 
MUSL 108 157 1229 345 124 0.00 16.7 25016 
MUSQ 60 85 595 171 124 0.00 3.91 18213 
MUZL 108 145 1205 333 124 0.00 35.1 47551 
MUZQ 60 79 583 165 124 0.00 3.84 16550 
Example I3 
MUSL 108 157 1185 338 66 0.00 35.8 63147 
MUSQ 60 85 595 171 66 0.00 17.7 64867 
MUZL 108 145 1161 326 66 0.00 120 195626
MUZQ 60 79 583 165 66 0.00 13.9 53864 
Example I4 
MUSL 108 157 1185 338 141 0.00 13.9 27308 
MUSQ 60 85 595 171 141 0.00 4.06 15361 
MUZL 108 145 1161 326 141 0.00 50.8 85542 
MUZQ 60 79 583 165 141 0.00 5.61 20177 
Example I5 
MUSL 108 157 1153 331 57 0.00 9.53 15854 
MUSQ 60 73 636 170 57 0.00 3.64 16092 
MUZL 108 145 1129 319 57 0.00 35.1 67726 
MUZQ 60 79 583 165 57 0.00 5.06 21641 
Example I6 
MUSL 108 157 1153 331 77 0.00 7.53 12114 
MUSQ 60 73 636 170 77 0.00 1.84 5676 
MUZL 108 145 1129 319 77 0.00 163 281280
MUZQ 60 79 583 165 77 0.00 2.86 11339 
Example I7 
MUSL 144 205 1551 441 42 0.00 167 187515
MUSQ 90 121 883 256 42 0.00 0.95 3540 
MUZL 144 187 1515 423 43 0.00 1628 1736175
MUZQ 90 109 859 244 43 0.00 0.86 3233 
Example I8 
MUSL 144 205 1551 441 67 0.00 431 604226
MUSQ 90 121 883 256 67 0.00 0.92 2784 
MUZL 144 187 1515 423 82 0.00 292 344872
MUZQ 90 109 859 244 82 0.00 5.33 20062 
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Table 6.13 Model and solution statistics for Examples I9-I16 (WJIT) 
Example I9 
Variables MIP








Time (s) Nodes 
MUSL 147 204 1737 459 113 0.00 754 967484
MUSQ 84 113 820 227 113 0.00 78.9 214908
MUZL 147 190 1709 445 113 0.00 1531 1690843
MUZQ 84 106 806 220 113 0.00 835 2468965
Example I10 
MUSL 147 204 1737 459 196 0.00 539 527547
MUSQ 84 113 820 227 196 0.00 579 1905278
MUZL 147 190 1709 445 196 0.00 385 468987
MUZQ 84 106 806 220 196 0.00 75.8 249911
Example I11 
MUSL 147 204 1672 451 96 0.00 633 927517
MUSQ 84 113 820 227 96 0.00 784 2472362
MUZL 147 190 1644 437 96 0.00 4542 5477541
MUZQ 84 106 806 220 96 0.00 779 2472902
Example I12 
MUSL 147 204 1672 451 180 0.00 152 21973 
MUSQ 84 113 820 227 180 0.00 314 940938
MUZL 147 190 1644 437 180 0.00 938 1217765
MUZQ 84 106 806 220 180 0.00 417 1181741
Example I13 
MUSL 147 204 1621 443 89 0.00 149 179431
MUSQ 84 113 820 227 89 0.00 261 765448
MUZL 147 190 1593 429 89 33.7 5000 5407655
MUZQ 84 106 806 220 89 0.00 143 429782
Example I14 
MUSL 147 204 1621 443 104 0.00 154 240989
MUSQ 84 113 820 227 104 0.00 40.1 95672 
MUZL 147 190 1593 429 104 0.00 853 1218017
MUZQ 84 106 806 220 104 0.00 45.2 113210
Example I15 
MUSL 196 267 2185 953 20 58.9 5000 4178987
MUSQ 126 162 1219 340 20 0.00 18.9 48513 
MUZL 196 246 2143 572 20 7.50 5000 5025515
MUZQ 126 148 1191 326 20 0.00 209 546547
Example I16 
MUSL 196 267 2185 953 233 0.00 879 718061
MUSQ 126 162 1219 340 233 0.00 79.6 206697
MUZL 196 246 2143 572 241 18.8 5000 3184306
MUZQ 126 148 1191 326 236 0.00 36.9 85652 
171 
Chapter 6. No Inter-stage Storage 
Table 6.14 Model and solution statistics for Examples I17-I24 (WJIT) 
Example I17 
Variables MIP








Time (s) Nodes 
MUSL 192 257 2199 571 97 0.00 3601 3248351
MUSQ 112 145 1081 291 97 0.00 121 317207
MUZL 192 241 2167 555 99 28.4 5000 3874503
MUZQ 112 137 1065 283 97 0.00 3021 8747467
Example I18 
MUSL 192 257 2199 571 187 37.9 5000 3690328
MUSQ 112 145 1081 291 187 0.00 107 178085
MUZL 192 241 2167 555 187 59.7 5000 4054834
MUZQ 112 137 1065 283 187 0.00 72.9 201930
Example I19 
MUSL 300 381 3733 875 426 89.4 5000 1146255
MUSQ 180 221 4431711 420 37.8 5000 2352036
MUZL 300 361 3693 855 484 191849992.1 5000 
MUZQ 180 211 1691 433 419 73.9 5000 11049220
Example I20 
MUSL 256 337 2973 767 140 87.8 5000 1193200
MUSQ 168 209 1609 436 121 57174586.33 5000 
MUZL 256 313 2925 743 140 81.6 5000 2364516
MUZQ 168 193 1577 420 119 0.00 289 528748
Example I21 
MUSL 256 337 2973 767 126 76.2 5000 1499722
MUSQ 168 436 125 0.00 250 390864209 1609
MUZL 256 313 2925 743 207 97.3 5000 2211613
MUZQ 168 193 1577 420 11821519133 36.8 5000 
Example I22 
MUSL 192 257 2363 589 166 51.1 5000 2533600
MUSQ 112 145 1081 291 167 44.7 108846905000 
MUZL 192 241 2331 573 163 47.5 5000 2738432
MUZQ 112 137 1065 283 166 32.4 5000 5412581
Example I23 
MUSL 192 257 2363 589 173 47.9 5000 2450904
MUSQ 112 145 2911081 175 28.1 5000 8164044
MUZL 192 241 2331 573 175 44.9 5000 2807346
MUZQ 112 137 1065 283 175 50.0 5000 9103626
Example I24 
MUSL 192 257 2273 580 120 72.5 5000 1750731
MUSQ 112 145 1081 291 120 43.1 5000 13066092
MUZL 192 241 5642241 122 85.2 5000 3330001
MUZQ 112 137 1065 283 121 36.8 5000 13105684
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Table 6.15 Model and solution statistics for Examples I25-I32 (WJIT) 
Example I25 
Variables MIP Relative  






traintsModel (tu) Binary Conti. 
MUSL 192 12.0 257 2273 580 200 5000 3632099
MUSQ 112 145 2911081 200 0.00 246 653125
MUZL 192 241 2241 564 204 68.3 5000 3405351
MUZQ 112 137 126 3177321065 283 200 0.00 
Example I26 
MUSL 192 257 2273 580 73 0.00 4744 3847200
MUSQ 14.9 112 145 1081 291 73 5000 13962558
MUZL 192 241 73 2241 564 59.7 5000 4101380
MUZQ 112 137 1065 283 73 0.00 2708 7649703
Example I27 
MUSL 243 316 3000 725 258 71.7 5000 2813181
MUSQ 144 181 1378 363 258 32.1 5000 8879564
MUZL 243 280 3152 733 265 88.3 5000 2360128
MUZQ 144 172 1360 354 258 17.5 5000 8773258
Example I28 
MUSL 192 257 2109 562 65 56.9 5000 4961808
MUSQ 112 145 1081 291 65 0.00 3.87 9470 
MUZL 192 241 2077 546 65 76.9 5000 4179970
MUZQ 112 137 1065 283 65 0.00 5.94 13882 
Example I29 
MUSL 192 257 2109 562 260 12.1 5000 5252296
MUSQ 112 145 1081 291 260 0.00 3.81 8603 
MUZL 192 241 2077 546 267 56.9 5000 5063726
MUZQ 112 137 1065 283 260 0.00 3.45 7491 
Example I30 
MUSL 300 381 3581 864 92 100 5000 1629245
MUSQ 180 221 1711 443 92 18.5 5000 9831476
MUZL 300 361 3541 844 112 100 5000 1423326
MUZQ 180 211 1691 433 92 18.5 5000 11161715
Example I31 
MUSL 300 381 3581 864 420 99.5 5000 909691
MUSQ 180 221 1711 443 416 15.1 5000 6656847
MUZL 300 361 3541 844 459 90.2 5000 2570128
MUZQ 180 211 1691 433 416 0.00 3836 6509708
Example I32 
MUSL 300 381 3581 864 304 100 5000 1603530
MUSQ 180 221 1711 443 296 19.9 5000 7758489
MUZL 300 361 3541 844 334 100 5000 1548686
MUZQ 180 211 1691 433 296 31.6 5000 12173941
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Time (s) Nodes 
MUSL 363 96.8 452 4524 1039 494 5000 1053975
MUSQ 220 5000 265 2080 531 475 48.4 8494831
MUZL 363 1945850430 4480 1017 611 91.5 5000 
MUZQ 220 254 2058 520 472 41.7 5000 8254161
Example I34 
MUSL 363 452 4524 1039 392 100 5000 1034566
MUSQ 220 265 2080 531 360 46.9 5000 5356427
MUZL 363 430 4480 1017 452 91.7 5000 1406746
MUZQ 220 254 5202058 367 58.2 5000 8718709
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Table 6.17 Model and solution statistics for Examples N1-N8 (WJIT) 
Example N1 
Variables MIP












Time (s) Nodes 
MU4 484 617 5115 1152 2 93.60 29 5000 1591929
MU3 286 859 5365 1 314 1 664311 398 00.00 5000 
MZ4 484 606 30976 1 3 97.39 1524919130 06 5000 
MZ3 286 848 7752 1 3 100.00 5000 719418 376 18
Example N2 
MU4 448 593 4772 1 1588586098 47 59.60 5000 
MU3 184 721 4722 1 1209 43 95.30 5000 604855
MZ4 448 585 33804 1 1082 47 71.46 5000 429365
MZ3 1 1184 713 8410 193 46 95.65 5000 317623
Example N3 
MU4 405 1 2532 4306 986 56 73.30 5000 021790
MU3 207 694 1 1 1 14397 144 68 00.00 5000 002394
MZ4 405 523 24853 1 1968 56 97.81 5000 471793
MZ3 207 685 6719 1126 1 1 186 00.00 5000 152907
Example N4 
MU4 343 463 21393 8 99 755 7.60 5000 3515764
MU3 196 624 3802 1 1 100.00023 10 5000 1461440
MZ4 343 463 21393 8 1 95.26 5000 55 75 1698745
MZ3 196 610 6364 1 1 1 1134619002 68 00.00 5000 
Example N5 
MU4 640 841 6795 1 5000 567 87 93.15 949216 
MU3 272 1033 6751 1 1737 71 00.00 5000 655935 
MZ4 1 1 75.15 640 825 61731 543 65 5000 524623 
MZ3 272 1 1 11017 13687 713 46 00.00 5000 438913 
Example N6 
MU4 250 6 0.00 14.2 381 2746 86 39 15878 
MU3 150 2816 7481 86 39 0.00 60.3 49652 
MZ4 250 366 1 666 0.00 6011 39 35.1 25906 
MZ3 150 7 39 0.00 466 5506 66 23.9 21209 
Example N7 
MU4 324 433 3463 798 1 73.30 87 5000 3176825
MU3 198 9 191 1 5000 595 3633 64 00.00 1659429
MZ4 324 424 1 7 1 72.01 27274617530 80 86 5000 
MZ3 198 9 1 1586 5226 46 99 00.00 5000 1737121
Example N8 
MU4 500 641 5286 1 2 1 1071740196 26 00.00 5000 
MU3 250 841 5396 1 1 1391 95 00.00 5000 809310 
MZ4 500 1 2 1631 33556 176 17 00.00 5000 783782 
MZ3 250 831 1 2 18266 371 32 00.00 5000 787851 
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Table 6.18 Model and solution statistics for Examples N9-N16 (WJIT) 
Example N9 
Variables MIP








Time (s) Nodes 
MU4 567 730 6001 1362 59 81.29 5000 1246060
MU3 225 892 5934 1504 59 96.61 5000 995891 
MZ4 567 721 47446 1344 65 82.07 5000 992465 
MZ3 225 883 10605 1486 61 96.72 5000 585321 
Example N10 
MU4 567 739 6010 1380 326 100.00 5000 661683 
MU3 306 982 6186 1621 259 100.00 5000 922265 
MZ4 567 721 43873 1353 513 100.00 5000 655233 
MZ3 306 946 10434 1594 363 100.00 5000 519070 
Example N11 
MU4 810 1036 8548 1944 144 100.00 5000 551098 
MU3 333 1279 8487 2161 92 100.00 5000 407532 
MZ4 810 1018 86911 1917 219 100.00 5000 270650 
MZ3 333 1261 17271 2134 199 100.00 5000 333269 
Example N12 
MU4 360 517 3901 945 57 51.13 5000 3732201
MU3 204 661 3993 1087 60 100.00 5000 2418593
MZ4 360 499 26935 921 69 61.38 5000 2443999
MZ3 204 643 7875 1063 59 100.00 5000 1169250
Example N13 
MU4 1000 1251 10501 2361 173 100.00 5000 604825 
MU3 400 1551 10421 2631 195 100.00 5000 334371 
MZ4 1000 1231 118151 2331 270 91.57 5000 407715 
MZ3 400 1531 21271 2601 294 100.00 5000 272292 
Example N14 
MU4 144 217 1585 387 414 0.00 921 1554580
MU3 96 289 1665 463 414 53.62 5000 5559594
MZ4 144 211 5671 275 534 0.00 26.1 36334 
MZ3 96 283 2367 451 534 6.20 5000 6584572
Example N15 
MU4 144 215 1585 387 387 0.00 1674 1022676
MU3 96 289 1665 463 378 49.20 5000 4739482
MZ4 144 211 5671 375 464 0.00 2530 3453582
MZ3 96 283 2367 451 464 42.62 5000 4580879
Example N16 
MU4 384 513 4087 947 483 81.12 5000 2086232
MU3 176 641 4106 1065 484 100.00 5000 1654203
MZ4 384 505 25775 931 529 100.00 5000 1709309
MZ3 176 633 6866 1049 533 100.00 5000 857992 
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CHAPTER 7 
RESOURCE CONSTRAINTS 
The scheduling problem will become even tougher to solve if resource constraints are 
considered additionally. However, resource constraints (i.e. utility consumption) exist 
in real industrial process and most work in the literature ignores them by merely 
assuming no resource constraints except equipment units (Assumption 8) because 
problems becomes very complicated and hard to solve by considering them. This is 
precisely what we wish to focus on in this chapter. 
Problems with resource constraints often require a lot of additional binary 
variables and big-M constraints, which make the problems hard to solve, for the batch 
start/end time matching. However, if we use synchronous slots for those units with 
resource constraints, these additional binary variables and big-M constraints are 
avoided because these slots have dealt with the work of batch start/end time matching. 
Additionally, to deal with the problem of proper slot number decision, we propose two 
methods. In this work, we will develop several MILP formulations for scheduling of 
multi-stage multi-product problems with the renewable resource constraints based on a 
novel time representation in which slots are same among all the units that involve the 
resource constraints. Now we first deal with the problems with the plant-wide resource 
constraints and consider systems with identical units as well as three different types of 
intermediate storage configurations (UIS/UW, NIS/UW, and NIS/ZW). Then we 
consider the case that the renewable constraints happen only in a stage. Later, we 
discuss non-identical parallel unit plants with the resource constrains (plant-wide and 
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within a single stage). After the mathematic models, we give a specific example to 
study their performance. 
7.1 IDENTICAL UNITS and PLANT-WIDE RESOURCES 
The main challenge in dealing with shared resources is keeping track of resource usage 
levels at every instance. Proper time-representation is extremely crucial in addressing 
this challenge. Discrete-time representation is particularly attractive, because events on 
processing units occur only at pre-fixed and pre-ordered points that are synchronized 
across all units. In continuous-time representation, this is equivalent to using process-
slots (Liu & Karimi, 2006b), where slots are synchronized across all units of a process. 
This makes the accounting of resource usage levels easier as compared to using unit-
slots. While it is possible to use unit-slots to address plant-wide resource constraints, 
that requires additional binary variables to order slot times across various units (Lim & 
Karimi, 2003). Therefore, we use process-slots in this section on plant-wide resources. 
However, since the resource constraints are almost the same for all plant storage 
configurations, we will present the resource constraints separately at the end of this 
section. 
7.1.1 UIS/UW Plants 
As shown in Fig. 3, we define K process-slots (k = 1, 2, …, K) and force the starts/ends 
of batches to be at slot starts/ends. Then, we define two binary variables as follows. 
{1 if batch  enters stage  at the start of slot 0 otherwiseiks i sys = k  PTis > 0 
{1 if batch  exits stage  at the end of slot 0 otherwiseiks i sye = k  PTis > 0 
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Note that these are defined only if a batch i is to be processed on a stage s, 
otherwise not. Thus, if a batch skips a stage, then no start/end binaries are required in 
the model. From hereon, the start (end) of a batch in a slot would mean start (end) at 
the start (end) of the slot as used above. Furthermore, batches in the other stages except 
the first stage will never start at the first slot which means ysi1s = 0 for s ≠ 1. Similarly, 
ysi2s = 0 for s ≠ 1, 2. We can extend this logic to all the other slots so that a group of 
ysiks is fixed to be zero. Additionally, batches in stages except stage S will not start at 
slot K which means ysiKs = 0 for s ≠ S. Also, we are able to fix another group of ysiks to 
be zero. Similar logics are applied to binary variable yeiks so that we can reduce the 
number of binary variables a lot.










≥∑   (7.1) 




ys ye= =∑ ∑  PTis > 0 (7.2a,b) 
Once a batch i begins on a stage s, its processing may require several slots. 
Therefore, we need a 0-1 continuous variable to represent the situation that a batch 
continues to be processed as it transitions from slot k to (k+1). We define this as, 
{1 if batch  on stage  is being processed from slot  to ( 1) 0 otherwiseiks i s k kyc +=  k < 
K 
Taking a balance on the state of a batch on stage s from one slot to the next, we 
find that, 
1 1i s i s i syc ys ye= − 1
+
  (7.3a) 
( 1) ( 1) ( 1)i k s iks i k s i k syc yc ys ye+ += + −  k < K (7.3b) 
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Similarly, a batch cannot both start (or end) and continue processing across a 
slot k. In other words, 
( 1) 1iks i k sy ys ++ ≤  k < K (7.4a) 
1iks iksy ye+ ≤   (7.4b)  
It is easy to see from eq. 7.3 that one of the above is redundant, so we discard 
eq. 7.4a. Eqs. 7.2, 7.3, 7.4b, and initial conditions force yiks to be binary (Proof in 
Appendix A). 
At any time, a stage s cannot process more than ms batches simultaneously, so, 
( 1)[ iks i k s s
i
y ys m+ ]+ ≤∑   (7.5a) 
1i s s
i
ys m≤∑   (7.5b) 
Let tiks denote the time remaining in processing batch i on stage s at the end of 
slot k and SLk the length of slot k. Then, taking a balance on processing time, we get, 
( 1) ( 1) ( 1)i k s iks is i k s kt t P ys SL+ +≥ + − +
1L
s
 k < K (7.6a) 
1 1i s is i st P ys S≥ −   (7.6b) 
iks is ikst P y≤   (7.7) 
Note that tiKs = ti0s = 0 ensures that all batches begin processing afresh at the 
start of horizon and finish processing at the end. 
Considering batch release time (BRTi) and stage release time (SRTs), we have, 
( 1)1k i i k
k k
SL BRT ys′ +
′≤
≥∑   (7.8a) 
( 1)k s i k
k k i
SL SRT ys′ +
′≤
≥∑ ∑   (7.8b) 
Since all batches must be processed stage by stage, a batch cannot enter a stage, 
unless it has left the previous stage. So, 
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'
ik s ik s
k k k k
ye ys′ ′ ′
′< ≤
≥∑ ∑  1 < s′, 1 < k (7.9) 
where, s′ denotes the stage that follows s in processing batch i, which may not 
be (s+1), if the batch skips stage (s+1).  
Lastly, we choose minimum makespan (MS) as the objective function for our 







  (7.10) 
We call this model as MIUU, which consists of eqs. 7.1-7.3 and 7.4b-7.10. 
Besides using ysiks and yeiks as binary variables, we find it is possible to keep 
them as 0-1 continuous variables and choose another variable as binary variable alone 
as we did in Liu & Karimi (2006 a) in which we used stage-slots. In this case, binary 
variables will be nearly reduced to half. Specifically, the definition of ysiks and yeiks are 
same as those in MIUU, while we use binary variable yiks instead of yciks as follows. 
{1 if batch  on stage  is being processed during slot  0 otherwiseiks i sy =  
Similarly, we can fix some yiks as zero as we did for ysiks and yeiks previously. 
For example, only batches in the first stage are able to be processed in the first slot 
which means yi1s = 0 for s ≠ 1. Only batches in the last stage are able to be processed in 
the final slot which gives yiKs = 0 for s ≠ S. We can easily extend these logics to other 
slots so that many binary variables are fixed. 
We keep eqs. 7.1, 7.2b, 7.6a, 7.8a,b, 7.9, and 7.10 same as MIUU in this model 
and use eqs. 7.2c, 7.3c, 7.5c, 7.6c, and 7.7a,b instead of eqs. 7.2a, 7.3a,b, 7.5a,b, 7.6b, 







+∑   (7.2c) 
( 1) ( 1)iks i k s iks i k sy y ys ye−= + −  1 < k (7.3c) 
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iks s
i
y m≤∑   (7.5c) 
1 1i s is i st P y S≥ − 1L
]
)
  (7.6c) 
( 1) ( 1)[iks is i k s i k st P y ys+ +≤ −  k < K (7.7a) 
(iks is iks ikst P y ye≤ −   (7.7b) 
Because these equations have similar functions as their corresponding equations in the 
previous model, we do not discuss them in detail here. Additionally, we have proved 
that once yiks is binary 0-1 continuous variables ysiks and yeiks are binary in Liu & 
Karimi (2006a).  
Hence, we have MIUU2, which consists of eqs. 7.1, 7.2b,c 7.3c, 7.5c, 7.6a,c, 
7.7a,b, 7.8a,b, 7.9, and 7.10. Interestingly, we find that simply by choosing ysiks and 
yeiks as binary variables and yiks as 0-1 continuous variable we can get another model 
MIUU3, which has same equations as MIUU2. To compare the models fairly, we 
include all these three models in the following evaluation. 
We use five examples with different process-slots in this comparison. In the 
first example, this is a 3-stage UIS/UW plant with two identical parallel units in stages 
1 and 3, and three in stage 2. The plant is to process seven batches on all three stages 
with batch processing times as in Table 7.2. We set BRTi = SRTs = 0 and the 
scheduling objective is minimum makespan. We list the data for other four examples 
in Table 7.10. We solve MIUU1, MIUU2, and MIUU3 for these problems using 
CPLEX 9.0 in GAMS 21.4 on a DELL workstation with a single 3.20 GHz Intel 
Pentium processor and 2 GB RAM running Windows XP. We set an upper limit of 
5000 s for CPU time. Table 7.3 shows the solution statistics. 
According to Table 7.3, MIUU1 is fastest model in Examples 1-3; while 
MIUU2 is the slowest model even it has almost half numbers of binary variables than 
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the other two models. In Example 4, MIUU3 is the best model and the other two 
models perform closely. Finally, all these three models perform closely in Example 5. 
Hence, MIUU1 is the best performance model generally; while MIUU3 is the second 
best model and MIUU2 is the worst model.  
Examining MIUU2 closely, we see that when yiks = 1 during the branch and 
bound search, yik′s with k′ ≠ k can still equal one. This means that fewer binary 
variables get fixed. This may result in longer solution time. For a clearer explanation, 
consider the branch and bound tree in MIUU1 and MIUU3. If ysiks = 1 during the 
search, then ysik′s = 0. In other words, many other binary variables get fixed 
automatically and this may lead to a faster pruning of the branch and bound tree. This 
may be one reason why MIUU1 and MIUU3 are faster than MIUU2, in spite of having 
twice as many binary variables. Since MIUU1 performs the best, we discard MIUU2 
and MIUU3 for next section of NIS plants and problems with resource constraints.  
7.1.2 NIS Plants 
Two wait policies are possible in NIS plants; namely UW and ZW. From a modeling 
perspective, the major difference between UIS/UW versus NIS/UW or NIS/ZW 
configurations is as follows. In the former, a batch leaving a stage s can always enter 
an inter-storage unit, before it enters stage (s+1). In other words, the time at which it 
exits stage s need not equal the time at which it enters stage (s+1). The implication of 
this is that we may need two continuous variables for each stage s, the time at which a 
batch exits and the time at which it enters. In contrast, in NIS configurations, since 
there is no inter-stage storage, a batch can leave a unit, only when the next unit is ready 
to receive it. In other words, the time at which a batch leaves stage s equals the time at 
which it enters (s+1), and we need not use two time variables for each stage. 
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Furthermore, in contrast to UIS systems, the exit-sequence of batches at stage s and the 
entry-sequence at stage (s+1) must be identical in NIS systems. These considerations 
enable substantial reduction in binary variables and considerably simplify the 
scheduling formulations for NIS systems. 
We can always use MIUU1 with slight modifications for NIS plants. However, 
in NIS plants, a batch must enter the next stage immediately once it exits the previous 
stage. This allows us to use the start time of a batch in a stage as the exit time of this 
batch in the previous stage. In other words, we need not use yeiks. However, if we use 
only the entry-sequence of batches, then we still need the exist-sequence from the last 
stage to ensure that no more than ms units are used at any time in stage S. This is the 
reason why we need to treat the storage or the receiving stage after the final stage S as 
stage (S+1) for NIS systems. Compared to MIPUU1 with 2×S×I×(K–1) binary 
variables, we now need (S+1)×I×(K–1). 
Considering an additional storage/stage and the simplification of not using yeiks, 
we keep eqs. 7.1, 7.2a, 7.8a, 7.9, and 7.10 unchanged, apply eqs. 7.5a,b, 7.6a,b, 7.7, 
and 7.8b for stages 1-s, and rewrite eqs. 7.3a,b, and 7.4a as follows. 
( 1)( 1) 1iks i k syc ys + ++ ≤  k < K, s < S +1 (7.11) 
1 1 1( 1)i s i s i syc ys ys += −  s < S +1 (7.12a) 
( 1) ( 1) ( 1)iks i k s i k s ik syc yc ys ys− −= + − +  1 < k, s < S +1 (7.12b) 
Because above equations have the same functions as those in model MIUU1, 
we do not discuss them in detail here. Also in above equations, since we use ysik(s+1) 
instead of yeiks directly, the intermediate storage configuration of NIS/UW is satisfied 
automatically. Hence, model MINU consists of eqs. 7.1, 7.2a, 7.5a,b, 7.6a,b, 7.7, and 
7.8-7.12. Clearly, there are no big-M constraints in this model for NIS/UW also. 
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For systems with intermediate storage configuration of NIS/ZW, the time for a 
batch to stay in a stage must equal to its processing time in that stage. To realize this, 
we force batch i to occupy slot k fully at stage s if it exits at slot k, otherwise zero. In 
other words,  
( 1) ( 1)( 1)[1 ]iks i k s is iks k iks i k st t P ys SL M yc ys− +≤ + − + − − +  
 s < S +1, 1 < k < K (7.13) 
In fact, eqs. 7.6a,b and 7.13 work together to ensure this logic.  
Hence, we have model MINZ (eqs. 7.1, 7.2a, 7.5a,b, 7.6a,b, 7.7, and 7.8-7.13) 
for systems with the intermediate configuration of NIS/ZW. 
Because all these models (MIUU1, MINU, and MINZ) involve process-slots 
which are same among all the units, we can easily consider the renewable resource 
constraints based on these models by calculating the resource consumption at slot. At 
any slot k, calculate the total consumption of resource r and apply the limitation of 
resource r at slot k as, 
max
( 1)[ ]ris i k s iks r
s i
ys y Rσ + + ≤∑∑   (7.14a) 
max
1ris i s r
s i
ys Rσ ≤∑∑   (7.14b) 
Till now, we obtain models considering resource the renewable constraints by 
combining eqs. 7.14a,b into the previous models and have MIUUR (eqs. 7.1-7.3, 7.4b-
7.10, and 7.14), MINUR (eqs. 7.1, 7.2a, 7.5a,b, 7.6a,b, 7.7, 7.8-7.12, and 7.14), and 
MINZR (eqs. 7.1, 7.2a, 7.5a,b, 7.6a,b, 7.7, and 7.8-7.14). Table 7.1 gives the models 
and their corresponding constraints in detail. 
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7.2 IDENTICAL UNITS and STAGE-SPECIFIC RESOURCES 
In practice, only one or a few stages may require resources and they may have distinct 
resource requirements. In such cases, each resource may be dedicated to one specific 
stage rather than shared across all stages. For the sake of simplicity, we assume that 
only a single stage (say σ) in the process requires resources. While it is possible to use 
MIUUR for this scenario, it is very inefficient, because resource-sharing is limited to 
units in each stage rather than the entire process and it is better to synchronize slots 
across only the units that share them and no more. In other words, process-slots are 
overkill and we can easily use stage-slots. 
In our previous work (Liu & Karimi, 2006a) on plants with identical parallel 
units and no resource constraints, we showed that a sequence-based modeling 
approach worked the best. However, it is clear that a slot-based approach would be the 
best for the stage that has resource constraints. In other words, we need a formulation 
in which stages with no resource requirements are modeled using a sequence-based 
approach and the one that has resource-sharing is modeled by a slot-based approach. 
Let us say that we need KI slots for stage σ. 
For stage σ with resource constraints, we have the following equations based 
the previous models (MIUUR). Eqs. 7.1, 7.2a,b, 7.3a,b, 7.4b, 7.5a,b, 7.6a,b, and 7.7 
are same as the previous model and eqs. 7.14a,b becomes 
max
( 1)[ ]ri i k ik r
i




ys Rσ σσ ≤∑   (7.15b) 
Obviously, we need connect this stage with others. Let TSkσ denote the time at 
which slot k begins in stage σ and tsiσ denote the start time of batch i in stage σ. Hence, 
for stage σ, we have, 
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( 1) ( 1)k kTS TS SLσ σ− −≥ + k  TS1σ ≥ SRTσ (7.16) 
(1 )i k ikts TS M ysσ σ σ≥ − −    (7.17a) 
(1 )k i ikTS ts M ysσ σ σ≥ − −    (7.17b) 
Eq. 7.16 gives the timing for slots in stage σ and eqs. 7.17a,b ensure that the 
start time of batch i in this stage equal to the beginning time of the slot from which this 
batch begins to process. 
Till now, we have finished the equations for stage s with the resource 
constraints. One thing we need to emphasize is that ysikσ, yikσ, TSkσ and σuiσ are only 
applicable to stage σ. For stages without resource constraints, we use our previous 
sequence-based model F3 in Liu & Karimi (2006a) which was proved to be the best. 
Hence, we define the following binary variable for the other stages, 
{1 if batch  follows right after batch  on some unit in stage 0 otherwiseii s i ix ′ ′= s   
  i≠i′, i′∈Iis
where, Iis denote set of batches that can follow batch i directly on stage s. 



















≤∑   (7.18b) 








  (7.20) 
(1 )i s is is ii sts ts P M x′ ≥ + − − ′  i ≠ i′, i′∈ Iis (7.21) 
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As shown in our previous work, eqs. 7.18-7.20 arrange the batch within each 
stage following the limitation of unit number in each stage. Eq. 7.21 gives the timing 
sequence for two consecutive batches. Till now, we have finished the constraints for all 
stages individually and have no links for them yet. Since we have applied variable tsis 
for all stages, we use it to connect all the stages (with/without the resource constraints). 
( 1) ( 1)is i s i sts ts P− −≥ +  s > 1 (7.22a) 
1its BRT≥ i    (7.22b) 
is sts SRT≥    (7.22c) 
Finally, our objective function is, 
iS iSMS ts P≥ +    (7.23) 
Hence, we finish all the constraints for model MIUUS (eqs. 7.1a,b, 7.3-7.8, and 
7.15-7.23). 
7.3 NON-IDENTICAL UNITS and PLANT-WIDE RESOURCES 
Multi-stage plants with non-identical parallel units have received almost all the 
attention so far in the literature. We (Liu & Karimi, 2006b) developed a series of novel 
slot-based models for the same process. Here, pick two models from that work and 
extend them for the NIS/UW and NIS/ZW systems. Specifically, we use one 4-index 
model and one 3-index model (M4UF and M3 respectively in Liu & Karimi, 2006b). 
As done by Sundaramoorthy & Karimi (2005), we define one series of K (k = 0, 
1, …, K)  contiguous, variable-length slots and a zero batch (i = 0) to model idling of 
units. Note that in contrast to our models for plants with identical parallel units we use 
idle batch (i = 0) here. The reason is that we consider individual units for the models in 
this section and have to use idle batch to occupy the slots to which no real batch is 
assigned. Then, using similar notation, we define the following variables. 
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{1 if batch  enters unit  at the start of slot  0 otherwise jijks i I j kys ∈=  
{1 if unit  begins a batch (including batch 0) at slot 0 otherwisejks j kz =  
{1 if batch  exits unit  at the end of slot  0 otherwise jijks i I j kye ∈=  
{1 if batch  on unit  is being processed from slot   to slot ( 1) 0 otherwise jijks i I j k kyc ∈ +=
  k < K 
SLk = Length of slot k 
tcjks = Time remaining at the end of slot k in completing the batch that was in 
progress during slot k on unit j 
Of the above, ysijks is binary; zjks, yeijks, and ycijks are 0-1 continuous; and the rest 
are continuous variables. Furthermore, at the first slot, only batches (i ≠ 0) in the first 
stage can start which means ysijks = 0 for s ≠ 1. Similarly, for batches (i ≠ 0) at the 
second slot, we have ysijks = 0 for s ≠ 1 and 2. Applying this logic to all the following 
stages, we can fix a group of binary variables as zero. In the other hand, batches (i ≠ 0) 
at stage S–1 cannot start at slot K because there is no slot left for the next stage 
processing. In the other words, ysijK(S–1) = 0 for i ≠ 0. Applying this logic to the other 
stages, we can fix another group of binary variables as zero again. We have proved 
how zjks, yeijks, and ycijks can be forced to be binary variable even they are defined as 0-
1 continuous variable in our previous work (Liu & Karimi, 2006b). Using these 









 j ∈ Us (7.24) 
( 1) ( 1) ( 1)ij k s ijks ij k s ij k syc yc ys ye+ += + −  k < K, j ∈ Us (7.25a) 
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1 1ij s ij s ij syc ys ye= − 1
e
   (7.25b) 
( 1)
j




= ∑  k < K, j ∈ Us (7.26) 
( 1) 1
j




+ =∑  k < K, j ∈ Us (7.27) 
( 1) ( 1) ( 1)
j
j k s jks ij ij k s k
i I
tc tc PT ys SL+ +
∈
≥ + −∑ +
1
 k < K, j ∈ Us (7.28a) 
1 1
j
j s ij ij s
i I










≤∑  j ∈ Us (7.29) 
Recall that we assumed fixed batch sizes in this chapter, so we do not need the 
variables and constraints related to batch sizes, as used by Sundaramoorthy & Karimi 
(2005). However, we need several additional constraints as follows. 
First, each batch (i ≠ 0) must be processed on exactly one unit in each stage. 
This means that a batch must start and end at exactly one slot and on exactly one unit 
in each stage. Therefore, we have, 
1
i s i s
ijks ijks
j k j k
ys ye
∈ ∩ ∈ ∩
= =∑ ∑ ∑ ∑
J U J U
 i > 0 (7.30a,b) 
Second, a batch cannot enter a stage, unless it has left the previous stage since 
all batches must be processed stage by stage. So, 
( 1)i s i s
ijk s ijk s




′ ′′∈ ∩ < ∈ ∩ ≤
≥∑ ∑ ∑ ∑
J U J U
 1 < k, i > 0, 1 < s′ (7.31a) 
where, s′ denotes the stage that follows s in processing batch i, which may not be (s+1), 
if the batch skips stage (s+1). 





≥∑  j ∈ U1 (7.32a) 
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≥∑ ∑  j ∈ Us (7.32b) 






  (7.33) 
This ends our new model (MNUU) which consists of eqs. 7.24-7.31a, 7.32, and 
7.33.  
For the intermediate storage configuration of NIS/UW, a batch should start 
immediately once it exits from the previous stage. Eq. 7.31a becomes, 
( 1)
( 1)
i s i s





∈ ∩ ∈ ∩
=∑ ∑
J U J U
 i > 0, k < K, 1 < s (7.31b) 
Hence, MNNU consists of eqs. 7.24-7.30, 7.31b, 7.32, and 7.33. 
Similar to model MINZ for intermediate storage configuration of NIS/ZW, we 
introduce an additional equation to keep a batch stay in one stage exactly same as its 
processing time in that stage. In other words, 
0 0
( 1) (1 )
j
jks j k s ij ijks k ijks ijks
i I i i i i
tc tc PT ys SL M yc ye−
∈ ≠
≤ + − + − −∑ ∑  
 j ∈ Us, 1 < k < K, s < S (7.34) 
Eqs. 7.28 and 7.34 work together to ensure the logic whose function is similar 
to eqs. 7.6 and 7.13. 
Note that a finished batch in the final stage can always enter into the final 
product storage so that it is unnecessary to apply eq. 7.34 to the final stage. Hence, 
MNNZ consists of eqs. 7.24-7.30, 7.31b, 7.33, and 7.34. 
Similar to the models for identical parallel units, models MNUU, MNNU, and 
MNNZ also use process-slots. We apply the same renewable resource constraints for 
these models. Let σrijs denote the resource r consumption when batch i is processed on 
unit j in stage s. Hence, we have, 
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rijs ij k s ijks r
j i














  (7.35b) 
Applying eqs. 7.35a,b to these three models (MNUU, MNNU, and MNNZ), we 
have completed the formulations (MNUUW, MNNUW, and MNNZW) for non-
identical parallel unit problems with this kind of resource constraints. 
7.4 NON-IDENTICAL UNITS and STAGE-SPECIFIC RESOURCES 
Similar to previous section, we consider the non-identical parallel unit problems with 
the resource constraints in a single stage. We use the equations in the above model 
(MNUUR) for the stage with the resource constraints on the one hand and choose 
M4UF in Liu & Karimi (2006) in the other stages without the resource constraints on 
the other hand. For stage σ with the resource constraints, we use eqs. 7.24-7.30 which 
are used in MNUUR also. We define TSkσ as the time at which slot k begins in stage σ 










≥ − − ∑
J U









≥ − − ∑
J U
 i ≠ 0 (7.36b) 
k ijk j
i
TS ys URTσ σ σ≥∑  j ∈ Uσ (7.36c) 
Eqs. 7.36a, b present the time matching of batch start in stage s and the slot 
time points in this stage and eq. 7.36c ensure unit release times are satisfied. Applying 
eqs. 7.35a,b to stage σ, we have the following equation for the resource constraints in 
the single stage σ. 
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  (7.37b) 
Till now, we have finished all the equations for stage s with the resource 
constraints. Since all the variables except tsis and all the equations are for stage s alone, 
ysijks, TSks, ycijks, yeijks, zjks, σrijs and tcjks are all zero for the other stages without the 
resource constraints.  
For stages without the resource constraints, we use our previous model M4UF 
in Liu & Karimi (2006b) which was proved to be the best. We also use slots in this 
model. To avoid the confusion of the slots in stages without resource constraints and 
the slots in the stage with the resource constraints, we use another notation for the slots 
here. We define L slots (l = 1, 2, …, L) for the stages without the resource constraints. 
Also, we define the following variables for these stages, 
{1 if unit  of stage  processes batch  in its slot 0 otherwiseijls j s iq = l  j ∈ Us, i ∈ Ij  
{1 if unit  processes a batch in its slot 0 otherwisejls j lu =   j ∈ Us
tjls = the time at which slot l on unit j of stage s starts 
where, yijls is a binary variable; ujls is a 0-1 continuous variable which is forced 
to be binary in the model; tjls is a positive continuous variable. Note that tjls is slight 
different from the corresponding variable in M4UF in which the variable represented 
the time at which slot l on unit j of stage s ends. Hence, some of the equations in 
M4UF have to be modified slightly.  
Using these variables, we deduce the following constraints from those in Liu & 
Karimi (2006b):  
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 j ∈ Us (7.39) 
( 1)jls j l su u +≥  j ∈ Us (7.40) 
( 1) ( 1)
j
jls j l s ij ij l s
i




−  j ∈ Us, tj1s ≥ URTjs (7.41a) 
1 ,
max[ ,min min ]
s i




= ∑ U J  j ∈ Us (7.41b) 
(1 )is jls ijlsts t M q≥ − −  j ∈ Us, i ∈ Ij (7.42a) 









≥ + ∑ U J  j ∈ Us (7.43)  
where, eqs. 7.38-7.40 are for batch assignment; eqs. 7.41-7.42 are timing 
constraints; eq. 7.43 is one of the equations for the objective of makespan 
miniMINZation. Another equation for the objective depends on whether the stage with 
the resource constraints is the last stage or not. If the last stage S does not involve the 




MS ts PT q
∈ ∩
≥ + ∑ ∑
J U
  (7.44a) 








≥ + ∑ ∑
J U
  (7.44b) 
Till now, we have finished the constraints for all stages individually and have 
no links for them yet. Similar to the problems with identical parallel units, we use tsis 
to link all the stages (with/without the resource constraints). When s–1 is not the stage 
with the resource constraints, we have, 
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( 1)
( 1) ( 1)
s i
is i s ij ijl s
j l




≥ + ∑ ∑
U J
−  tsi0 ≥ BRTi (7.45a) 
Otherwise, we have, 
i
is i ij ijk
j k




≥ + ∑ ∑
U J
 σ = s–1, tsi0 ≥ BRTi (7.45b) 
Hence, we have finished the model (MNUUS) (eqs. 7.17, 7.24-7.30, and 7.36-
7.45) for the non-identical parallel unit problem with resource constraints in a single 
stage. 
7.5 ESTIMATION of K 
A major disadvantage of most MILP models for scheduling, whether slot-based or 
event-based, is that we must pre-postulate a sufficiently large number of slots or event-
points. Too few slots would lead to infeasible or suboptimal solutions, while too many 
slots would make the model size prohibitively large making the model unsolvable. 
Therefore, it is crucial to guess the smallest acceptable K. Ironically, this problem has 
been unsolved so far and no procedure exists in the literature for doing this reliably. 
Hence, a systematic procedure to obtain a good K is essential. 
For this multi-stage problem, I batch starts and I batch ends occur on each of S 
stages. Clearly, the worst scenario would have all these events trigger new slots, so K ≤ 
2IS. This gives an up bound for K. Let us now consider a possible best scenario. For 
this, let us assume that every batch end on a stage, except the last one, triggers a batch 
start on that stage and another batch start at the next stage. Furthermore, assume that 
all batches pass through stage 1. Since I batches pass through stage 1 and they could 
finish at arbitrary times, we would have I batch ends on stage 1. In other words, we 
have I slots for stage 1.If each of these batch ends triggers a start on stage 2 and if all 
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of them end up with distinct ends, then we would have another I slots for stage 2. 
Extending this argument gives us a reasonable estimate of K = IS. 
7.5.1 Method 1 
For problems with identical parallel units, we consider a special case which provides a 
lower bound for K. This method is based on the following assumptions. 
1. Batches are distributed among units in each stage evenly. 
2. A batch in a stage will occupy one slot exactly. 
3. Batches in a stage will process among consecutive slots. 
Based on these assumptions, the slots occupied by batches in a specific stage 
must equal to Ceiling[I/ms]. Considering that the number of stages before and after 
stage s is S–1, the total slots needed based on this stage must consider this factor and 
are Ceiling[I/ms]+S–1. Because slots in our time representation are same for all units, 
we choose the maximal slots as the value of K. In other words, we propose the 
following formula to estimate K. 
{ }max Celing[ / ] 1ssK I m= + S −   (7.46) 
Of course it is possible that the value of K we calculate based on the above 
steps may lead to sub-optimal solution because the assumptions we gave are very 
strong. However, we can always increase the value of K and make a tradeoff between 
the CPU time and the solution quality. In fact, this method provides a general way to 
decide the minimal K to start from. This is the first method we propose for the 
estimation of K. Apparently, we could use this method to estimate K for problems with 
non-identical parallel. However, it is not accurate for problems with non-identical 
parallel units since it does not consider the features in stages. In the following section 
for plant with non-identical parallel units, we will present another method to decide K 
based on the RMIP solutions. 
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7.5.2 Method 2 
Beside the method that we proposed for plants with identical parallel units, we 
introduce another method to decide K based on the RMIP solutions. In this method, we 
first assume K = I×S and solve the original relaxed MILP problem. Note that I×S is the 
maximum value (up bound) for K in which each batch in different stage occupies a 







⎧ ⎫⎡ ⎤⎪ ⎪= +⎢ ⎥⎨ ⎬⎢ ⎥⎪ ⎪⎣ ⎦⎩ ⎭
∑∑U J I S −   (7.47) 
In fact, this equation calculates the numbers of bathes on each unit based on the 
RMIP solution. Because the summation of ysiks over i and k in stage s is exactly I, this 
method is not applicable to problems with identical parallel units. Compared to 
previous method, this method often provides better K. We will illustrate this method 
and compare it with the previous one in the case study. 
7.6 CASE STUDY 
In this section, we use our formulations presented previously and the methods to 
estimate K to solve several problems. 
7.6.1 Example 6 (Identical Units and Plant-wide Resources) 
We use Example 1 as the problem to illustrate our model (MIUUR) for plants with 
identical units and plant-wide resource constraints. In this example, all batches share a 
single resource with their resource requirements as in Table 7.4. The upper limit on 
resource availability is RU = 8 ru and we have Example 6. The scheduling objective is 
also minimum makespan. We solve MIUUR for this problem using the same 
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computation platform as the previous section and set an upper limit of 5000 s for CPU 
time. 
Using eq. 7.46, we get K = max[Ceiling(7/2)+2, Ceiling(7/3)+2, Ceiling(7/2)+2] 
= max[6, 5, 6] = 6. Thus, we use K = 6 as our first estimate for this example and solve 
it with K = 6, K = 7, K = 8, and so on, until good solution or optimal solution is found. 
Note that we stop at K = 9 because worse MIP solutions are obtained even more CPU 
times are required than at the other Ks. To make a clear comparison, we also use 
MIUU to solve the original problem (no resource constraints) with slot numbers of 6, 7, 
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Figure 7.1. Schedule (MS = 174 tu) from MIUU for Example 1 
From Table 7.5, we see that the best makespan with resource constraints is 205 
tu, while that it is 174 tu for MIUUR. Figures 7.1 and 7.2 show the optimal schedules 
for these two cases. Interestingly, all these best makespan are found when we choose K 
= 8. When using the same number of slots, MIUUR and MIUU have the same numbers 
of binary and continuous variables. The former has fewer than 10% more nonzeros 
than the latter and both of them have almost same number of equations. The reason 
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that MIUUR has almost the same size as MIUU is that the only difference of these two 
models is that the former has only two additional equations (eqs. 7.14a,b) than the 
latter. Hence, it is very easy to incorporate the renewable resource constraints into the 
model MIUU without any additional binary variables and any additional big-M 
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Figure 7.2. Schedule (MS = 205 tu) from MIUUR for Example 1 
With the increase of slot number (K), problem size (binary and continuous 
variables, nonzeros, and constraints) is increasing also and as well as RMIP value. 
Furthermore, CPU time to obtain good solutions is unavoidably increasing as well. 
Also, because of the resource constraint ( maxrR = 8 ru), the problem becomes infeasible 
when K = 6 while the original problem is feasible in this case. Table 7.5 also shows 
that with the method of slot calculation we can easily get an integer solution faster and 
can make a good trade-off between CPU time and solution quality. For instance, 
MIUU uses more than forty times of CPU times to reduce 9.23% makespan by using K 
= 7 instead of 6. In contrast, it uses another more than twenty times of CPU times to 
reduce 1.69% makespan by using K = 8 instead of 7. Obviously, it seems that the 
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former process is much more efficient than the latter process and with the increasing of 
the slot number the improvement of makespan becomes smaller and smaller with the 
same computation effort. 
7.6.2 Example 7 (Identical Units and Stage-specific Resources) 
We use Example 1 to illustrate how this model works. Unlike the previous example 
with the resource constraint in the whole plant, we consider the resource constraint in 
the second stage alone. In the second stage, we assume that the maximal available of 
resource r ( maxrR ) is 5 ru and we have example 7. Different from the method we 
defined for the calculation of minimal K in previous section, we give the process to 
define K for the single stage with resource constraints. Calculate Cs = Ceiling[I/ms] for 
the stage s with resource constraints and let K = Cs. Hence, we have K = 3 in this 
example. Solving the problem with K = 3 and 4, we find they are infeasible. Then, we 
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Figure 7.3 Schedule (MS = 198 tu) from MIUUS for Example 1 
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Optimal makespans obtained by MIUUS at K = 5 and K = 6 are same (198 tu). 
CPU time is 94.5 s for the former and is 1776 s for the latter. In their corresponding list 
files, we find SL0 = 21 tu, SL1 = 24 tu, SL2 = 51 tu, SL3 = 22 tu, and SL4 = 42 tu when K 
= 5. In contrast, when K = 6, SL0 = 21 tu, SL1 = 24 tu, SL2 = 0 tu, SL3 = 51 tu, SL4 = 22 
tu, and SL5 = 42 tu. Obviously, these two solutions are almost same except that the 
latter has an empty slot (SL2 = 0 tu) which means that with more slots than K = 5 only 
additional empty slots will be introduced. This shows that optimal solution at K = 5 is 
probably the exact optimal solution for this problem already. We present the Gantt 
chart for this solution in Figure 7.3. 
7.6.3 Example 8 (Non-Identical Units and Plant-wide Resources) 
Similarly, we develop an example to show the efficiency of the proposed method. This 
is a three-stage problem (Example 8) in which there are two non-identical parallel units 
in the first stage, three in the second stage, and four in the third stage. Six batches pass 
through stages 1, 2, and 3 and are allowed to be processed by all the units. The batch 
process times on the units are shown in Table 7.6 and the batch consumption of 
resource r on each unit is given in Table 7.8. We set the maximal available resource 
max
rR  as 10 ru. We assume that BRTi and URTjs are all zero in this example. The 
intermediate storage configuration in this example is UIS/UW and the objective is 
makespan minimization. We use the same computation platform to solve this example 
and set the limitation for CPU time as 5000 s too. 
We use the previous method to decide the value of K for the previous problems 
with identical parallel units as the method to decide K for the problems with non-
identical parallel units in this section. In previous method, we get K = 5. Later, we use 
the proposed method in this section. We set K = I×S = 18 and solve the relaxed MILP 
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problem. According to eq. 7.47, we have K = max{6, 5, 5, 5, 4, 4, 4, 4, 4}, Hence, K = 
6 according to this method. Hence, we solve the problem using MNUUW with the 
resource constraint for K = 5 (obtained from the first method) and K = 6 (obtained 
from the second method). We also solve the original problem using MNUU without 
the resource constraint for comparison.  
Mendez, Henning, & Cerda (2001) proposed a sequence-dependent MILP 
formulation to solve multi-stage flowshop non-identical parallel unit problems with 
resource constraints. The resource constraints they considered were discrete renewable 
resources which were independent of the units in a specific stage. The consumption of 
these resources for a specific batch on different units in a specific stage was same. 
However, their method is unable to deal with the other resource constraints (i.e. steam, 
electricity, cooling water, manpower, etc) which are dependent on non-identical units. 
Table 5.9 shows the model and solution statistics. Here, we can see that the second 
method to decide K is more accurate than the first one because the start value for K in 












































Figure 7.4 Schedule (MS = 250 tu) from MNUU for Example 2 
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According to Table 7.9, 271 tu at K = 5 is best integer solution for Example 8 
with the resource constraint and 250 at K = 6 is the best integer solution for Example 8 
without the resource constraint. We give the Gantt charts (Figures 7.4 and 7.5) for 
them respectively. Similar to the models for plants with identical parallel units, binary 
and continuous variables are same for MNUUW and MNUU. MNUUW has slight 
more nonzeros and equations than MNUU. This is because that only eqs. 7.35a,b is 











































Figure 7.5. Schedule (MS = 271 tu) from MNUUR for Example 2 
Also, with the increase of K for all these two models in Example 8, RMIP is 
decreased which shows that more slots relax the models. Additionally, when K = 5, 
RMIP for MNUUR is 179.71 tu which is slight larger than 178.86 tu for MNUU. 
While when K = 6, RMIP for MNUUR is 156.48 tu which is slight larger than 156.37 
tu for MNUUW. This means that eqs. 7.35a,b affects the RMIP value and makes the 
model tighter in Example 8. 
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When K = 5, both MNUUR and MNUU obtain zero relative gap within 5000 s. 
MNUUR finds the best integer solution (271 tu). In contrast, MNUU finds the optimal 
solution (252 tu) which is not as good as 250 tu when K = 6. 
7.6.4 Example 9 (Non-Identical Parallel Units and Stage-specific Resources) 
We use Example 9 as the example in this case study for MNUUS. All the data are 
same as Example 9 except that we consider the resource constraints in the third stage 
alone. In third stage, we assume that the maximal available resource of r ( maxrR ) is 8 ru. 
Using the first and the second slot decision methods for single stage in the previous 
section we have K = 2 both. 
Unlike what we have done in Liu & Karimi (2006b), we are not going to use L 
= I as the slot for the stages without the resource constraints. Instead, we propose a 
new method to decide the slot numbers for units in the first and second stages. In this 
method, we decide the number of slots (Lj) on each unit based on the corresponding 
RMIP solutions. The following provides a clear idea how this process operates. First, 
we set L = I for all units in the corresponding stages and solve the relaxed MILP 
problem. We calculate the the slots on units based on the RMIP solution by using the 
following equations. 
1 2
1 2 1 2: : ... : : : ... :s s
Js
J i ls i ls iJ ls
i l i l i l













Eq. 7.48a ensures that the ratio slots on units in a stage must follow the ratio of the 
total ysijls over slots and batches. Eq. 7.48b ensures that the number of total slots in a 
stage equals to the number of batches. 
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Let’s consider Example 9 to show how this method works. In the first stage, we 
get the ratio as 3.16 : 2.82 (J1 vs J2). Hence, we choose all L1  = L2 = 3 (the closest 
integer values and their summation is 6) slots on these two units in the first stage. 
Similarly, we have the ratio as 2.15 : 2.13 : 1.72 (J3 : J4 : J5) and get L3  = L4 = L5 = 2.  
We solve this problem for K = 2, 3, and 4 in the third stage while L1  = L2 = 3 
and L3  = L4 = L5 = 2 in all these cases. We use the same computation platform and 












































Figure 7.6 Schedule (MS = 239 tu) from MNUUS for Example 2 
According to Table 7.6, the best makespan is 239 tu which is found when K = 3. 
With the increase of slot number in stage three, we find that the model size (binary and 
continuous variables, nonzeros, and constraints) is increasing also. Meantime, the CPU 
time to solve the problem is increasing dramatically. For example, it takes MNUUS 
52.2 s to solve the problem when K = 2. In contrast, the CPU time is 1832 s when K = 
3. Additionally, as the slot number increases from 2 to 3, the MIP value becomes better 
(from 249 tu to 239 tu). However, when the slot number increases further from 3 to 4, 
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the best makespan turns worse (239 tu vs. 242 tu). Figure 7.6 gives the Gantt chart for 
the scheduling when K = 3. 
7.7 CONCLUSION 
In this chapter, we presented a new time representation for the very difficult problem 
of scheduling multi-stage multi-product batch plants with parallel units considering the 
renewable resource constraints (within the whole plant and within a specific stage). We 
successfully consider three different intermediate storage configurations (UIS/UW, 
NIS/UW, and NIS/ZW) and show that the models based on the proposed time 
representation could be easily applied to problems with the renewable resource 
constraints without any additional binary variables and additional big-M constraints. 
Case studies are given to show the efficient of these models. Results show that our 
models are often able to obtain good solutions or even optimal solutions within 
reasonable CPU times. Furthermore, we have presented several methods to calculate 
the value of slots (K) and the method based on RMIP solution seems to give better K to 
start from.  
Interestingly, we find that it is possible to use our time representation for the 
stage with the resource constraints and use other time representations for the other 
stages without resource constraints. Hence, we might be able to build the most efficient 
formulation for a specific problem by combining different methods and taking 
advantage of them. 
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Table 7.1 Various scheduling models and their constraints 
Formulation Constraints 
MIUUR 7.1-7.3, 7.4b-7.10, 7.14 
MINUR 7.1, 7.2a, 7.5a,b, 7.6a,b, 7.7, 7.8-7.12, 7.14 
MINZR 7.1, 7.2a, 7.5a,b, 7.6a,b, 7.7, 7.8-7.14 
MIUUS 7.1a, b, 7.3-7.8, 7.15-7.23 
MNUUR 7.24-7.31a, 7.32, 7.33, 7.35 
MNNUR 7.24-7.30, 7.31b, 7.32, 7.33, 7.35 
MNNZR 7.24-7.30, 7.31b, 7.33-7.35 
MNUUS 7.17, 7.24-7.30, 7.36-7.45 
 
Table 7.2 Batch processing times (tu) in Example 1 
Batch S1 S2 S3
O1 20 45 73
O2 46 44 69
O3 48 46 63
O4 30 46 67
O5 33 50 66
O6 35 63 80
O7 28 57 68
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Table 7.3 Model and solution statistics for Examples 1-5  
Example 1 (S = 3, m1 = 2, m2 = 2, m3 = 2, 
I = 7) 
Example 2 (S = 2, m1 = 3, m2 = 2, I
= 7) 
MIP CPU MIP CPU 
Model Slots 
Relative 
Gap (%) (tu) Time (s) Slots
Relative 
Gap (%) (tu) Time (s)
6 0.00 195 3.79 5 0.00 90 9.79 
7 0.00 177 181 6 0.00 84 207 
MIUU1 8 0.00 174 4810 7 0.00 82 4791 
6 0.00 195 5.77 5 0.00 90 31.2 
7 0.00 177 234 6 0.00 84 862 
MIUU2 8 2.86 175 5000 7 7.64 82 5000 
6 0.00 195 5.05 5 0.00 90 17.9 
7 0.00 177 197 6 0.00 84 294 
MIUU3 8 5.71 175 5000 7 3.32 82 5000 
Example 3 (S = 2, m1 = 2, m2 = 2, I = 7)
Example 4 (S = 2, m1 = 4, m2 = 2, I
= 7) 
6 0.00 89 85.3 7 0.00 102 764 
MIUU1 7 0.00 85 1133 8 0.00 101 2779 
6 0.00 89 210 7 0.00 102 576 
MIUU2 7 0.00 85 2231 8 0.00 101 2772 
6 0.00 89 106 7 0.00 102 456 
MIUU3 7 0.00 85 1381 8 0.00 101 2223 
Example 5 (S = 2, m1 = 4, m2 = 2, I = 6)     
6 0.00 91 13.5     
MIUU1 7 0.00 88 99     
6 0.00 91 13.2     
MIUU2 7 0.00 88 109     
6 0.00 91 11.1     
MIUU3 7 0.00 88 104     
 
Table 7.4 Resource consumptions (ru) of batches in Examples 6 and 7 
Batch S1 S2 S3
O1 1 1 2 
O2 2 5 2 
O3 1 4 2 
O4 1 2 1 
O5 3 3 1 
O6 1 3 4 
O7 2 3 1 
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Table 7.5 Model and solution statistics for Examples 1 and 6 
Variables Non- Cons- RMIP MIP CPU 
Model Slots Binary Cont. Zeros traints (tu) (tu) Time (s) 
6 168 511 2681 641 * * * 
7 210 596 3242 743 65.90 210 211 
8 252 681 3831 845 62.94 205 5000 
MIUUR 9 294 766 4448 947 60.74 209 5000 
6 168 511 2450 635 70.63 195 3.80 
7 210 596 2969 736 65.90 177 181 
8 252 681 3516 837 62.94 174 4811 
MIUU 9 294 766 4091 938 60.74 176 5000 
*: Problem infeasible 
 
Table 7.6 Model and solution statistics for Examples 7 and 9 
Variables Non- Cons- RMIP MIP CPU 
Model Slots Binary Cont. Zeros traints (tu) (tu) Time (s) 
5 154 256 1678 485 137.00 198 94.5 
MIUUS 6 168 286 1709 502 137.00 198 1776 
2 128 303 1618 344 219.51 249 52.2 
3 156 397 2073 406 219.51 239 1832 
MNUUS 4 184 491 2528 468 219.51 242 5000 
 
Table 7.7 Batch processing times (tu) in Examples 8 and 9 
Batch J1 J2 J3 J4 J5 J6 J7 J8 J9
O1 20 29 45 69 66 99 73 96 94
 O2 56 46 44 62 54 69 96 91 74
O3 48 58 68 46 59 63 81 78 78
O4 30 59 70 46 59 85 82 62 67
O5 33 57 50 59 59 85 66 96 77
O6 48 35 67 63 69 98 84 80 100
O7 45 28 64 57 57 86 87 68 89
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Table 7.8 Resource consumptions (ru) of batches in Examples 8 and 9 
Batch J1 J2 J3 J4 J5 J6 J7 J8 J9
 O1 2 1 3 3 3 3 4 2 2
O2 1 1 2 1 1 4 4 4 4
O3 1 2 2 1 1 3 4 4 4
O4 1 2 3 2 3 3 3 2 2
O5 2 1 2 1 2 2 3 3 3
O6 1 1 1 1 2 5 2 5 3
O7 2 2 1 3 1 5 2 2 4
 
Table 7.9 Model and solution statistics for Example 8 
Variables Non- Cons- RMIP MIP CPU 
Model Slots Binary Cont. Zeros traints (tu) (tu) Time (s) 
5 207 1041 4764 612 179.71 271 1088 
MNUUR 6 270 1249 5995 733 156.48 277 5000 
5 207 1041 4278 607 178.86 252 242 
MNUU 6 270 1249 5401 727 156.37 250 5000 
 
Table 7.10 Batch processing times (tu) in Examples 2-5 
  S1 S2 S1 S2 S1 S2
O1 26 17 11 22 21 17
O2 25 19 10 24 40 19
O3 18 18 28 23 58 28
O4 29 15 14 20 44 15
O5 16 17 11 21 21 17
O6 26 15 21 17 31 25
O7 27 16 24 16 50 21







Chapter 8. Conclusions and Recommendations 
CHAPTER 8  
CONCLUSIONS AND RECOMMENDATIONS 
We proposed a variety of MILP formulations employing several time-representations 
for scheduling multi-stage, multi-product batch plants with features such as identical or 
non-identical parallel units, different intermediate storage configurations (UIS/UW, 
NIS/UW, and NIS/ZW), stage-specific and plant-wide resource constraints, and hybrid 
plants with mixtures of above features. To solve larger problems, we also developed 
several MILP-based heuristic methods. 
For scheduling plants with identical parallel units and UIS/UW configuration, 
we presented eight MILP formulations using slot-based and sequence-based 
continuous-time representations. As expected, we showed that a multi-stage process 
with identical parallel units can be scheduled more efficiently than a process with non-
identical parallel units using a MILP formulation that avoids assigning batches to 
individual units. Based on our extensive numerical evaluation involving thirty four test 
problems of various sizes, we conclude that our sequence-based formulations 
outperform literature formulations and other novel slot-based formulations presented 
in this work by at least an order of magnitude. Similarly, among the several heuristic 
methods derived from these formulations, the methods based on sequence-based 
formulations perform best.  
For scheduling plants with non-identical parallel units and UIS/UW 
configuration, we presented eleven novel MILP formulations using 4-index and 3-
index binary variables. Our models give better initial RMIP values and are generally 
faster than two existing models by Castro & Grossmann (2005) and Gupta & Karimi 
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(2003). In this particular problem, using 3-index rather than 4-index binary variables 
reduces the number of binary variables, but does not improve model performance. 
However, more importantly, we find that no single model is a clear winner in all test 
problems. Even models with minor differences can perform drastically different on a 
specific problem. Hence, the idea of using a few competitively best models in tandem 
seems attractive. Interestingly, even though our 3-index model is not as good as our 
best 4-index models, the heuristic version of the former performs much better than the 
heuristic versions of the latter in both solution speed and solution quality.  
For hybrid plants with mixtures of identical and non-identical parallel units and 
NIS/UW and NIS/ZW configurations, we developed MILP formulations employing 
appropriate and justified mixes of slot-based and sequence-based modeling approaches. 
In particular, we used our 4-index slot-based approach for sequencing batches on 
stages with non-identical parallel units, and our sequence-based approach for stages 
with identical parallel units. These formulations are novel, as they employ a 
combination of these different approaches, which is in contrast to most batch plant 
scheduling models that employ monolithic modeling approaches. In addition, we 
addressed several important scheduling objectives such as makespan, weighted 
tardiness, weighted earliness, and weighted just-in-time. The performances of models 
also differ significantly for different objectives. In particular, we found 4-index models 
to be better than 3-index models for makespan minimization, but the latter seem better 
than the former for weighted just-in-time scheduling. 
For plants with parallel units and renewable resource constraints, we presented 
a new time-representation. We are the first to consider resource constraints that apply 
to specific stages in addition to plant-wide constraints. For all three storage 
configurations (UIS/UW, NIS/UW, and NIS/ZW), we showed that our models can be 
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applied easily to problems with renewable resource constraints without any additional 
binary variables and additional big-M constraints. Our models often obtain good or 
even optimal solutions within reasonable CPU times. Furthermore, we presented 
several methods to calculate a priori the number of slots (K) in slot-based models and 
the method based on RMIP solutions seems to give a better initial K.  
In summary, we draw the following main conclusions of some general value 
for the type of scheduling problems considered in this thesis. 
1) Our work supports a frequent observation that models with fewer binary 
variables or those with tighter MILP relaxations do not always perform better. 
2) It seems that the number of big-M constraints does not have much relationship 
with model tightness and performance. In fact, models with more big-M 
constraints often outperform those with fewer big-M constraints. 
3) Sequence-based formulations seem more suitable for plants with identical 
parallel units, while slot-based formulations perform better for plants with non-
identical parallel units. 
4) Having several novel formulations and using them simultaneously may be an 
attractive idea, if we can stop them all, once one of them gets the desired 
solution. Our contention is that the best models are not the only ones useful, 
even an inferior, but competitive model can also be useful in solving a specific 
problem. 
5) Using a combination of time-representations in a given problem to suit various 
parts of the problem as we did for hybrid plants should be more effective. 
6) The sequencing of model equations in GAMS or even the sequencing of 
indices in a constraint impact model performance significantly. This is an 
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important observation that requires further and careful attention in numerical 
evaluations of MILP models. We show some results on this in Appendix E. 
Although our formulations perform reasonably well for their corresponding 
problems, a lot of work is warranted for this difficult problem in improving model 
performance as well as dealing with larger problems. This can be in the following 
areas. 
1) The idea of using several competitive models simultaneously needs further 
research. Especially, the idea of communicating information among them 
during the solution process is worth exploring. Instead of allowing them to 
solve a problem independently, we allow them to share information (lower/up 
bounds, best integer solutions, etc.) during their branch and bound processes so 
that the different behavior and advantages of these models can be used to 
improve individual performances. Of course, the obvious difficulty in doing is 
that the commercial MILP solvers are pretty much black boxes and it is not 
possible to exercise any control in their solution processes. One would need 
much more “open” solvers to be able to achieve better results. However, it may 
be fruitful to demonstrate success of this idea. 
2) Decomposition methods have been used in the literature in recent years and 
offer significant promise. The idea is to decompose the full problem into two or 
more smaller subproblems, solve them in some logical sequence, generate 
some cuts after each iteration, and terminate after some criterion is met. The 
challenge is how to define the subproblems and cuts without compromising 
solution quality. The literature attempts at this have shown promising results, 
but have failed to guarantee optimality and solve large problems. 
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3) Our heuristic algorithms are still not at the level, where we can really solve 
large scheduling problems. Clearly, efficient random search algorithms or even 
decomposition strategies may be better to solve larger problems. One could 
also develop other algorithms for MILP problems instead of the branch and 
bound process or combine other algorithms with branch and bound process 
(hybrid algorithm) so that the searching tree will be smaller and computation 
time can be reduced. Some work already exists in the literature on this, but it 
still cannot solve large problems. Alternately, it may be fruitful to define a 
small neighborhood around the RMIP solution and eliminate many integer 
solutions. One could employ a branch and bound process in this smaller region 
and obtain a good solution. However, a mathematical method to define such a 
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APPENDIX A: Chapter 4 
A.1: GAMS file for F11 in the illustrative Example 
SETS 
 
I orders /O1*O8/ 
I1(I) orders /O1*O8/ 




LK(K)  /K8/ 
LS(S) last stage /S2/ 
 
TABLE P(I,S) Processing time of i in s 
          S1        S2 
o1        11        28 
o2        17        29 
o3        17        31 
o4        9         24 
o5        7         38 
o6        16        37 
o7        13        31 
o8        20        15  ; 
 




         YS(I,K,S) 
         YE(I,K,S) 
         TS1(K,S) 
         TE1(K,S) 
         TS(I,S) 
         H                  ; 
 
POSITIVE VARIABLES TS1,TE1,TS; 
BINARY VARIABLES  YS,YE; 
 
EQUATIONS 
ASS1          Assignment1 
  Appendix A 
ASS2          Assignment2 
ASS3          Assignment3 
ASS4          Assignment4 
ASS5          Assignment5 
ASS6          Assignment6 
TIMING1       Timing1 
TIMING2       Timing2 
TIMING3       Timing3 
TIMING4       Timing4 
TIMING5       Timing5 
TIMING6       Timing6 
TIMING7       Timing7 
TIMING8       Timing8 
TIMING9       Timing9 
TIMING10      Timing10 
TIMING11      Timing11 
TIMING12      Timing12 
OBJ1          Objective1 






ASS5(i,k)$(ord(K)LT 6 ).. SUM(K1$(ord(K1)le 
ord(K)),YE(I,K1,'S1'))+SUM(K2$(ord(K2)ge (ord(K)+2)), YS(I,K2,'S1'))=L=1; 
ASS6(i,k)$(ord(K)LT 4 ).. SUM(K1$(ord(K1)le  
ord(K)),YE(I,K1,'S2'))+SUM(K2$(ord(K2)ge (ord(K)+4)), YS(I,K2,'S2'))=L=1; 
TIMING1(I,S)$(ord(S)GT 1).. TS(I,S)=G=TS(I,S-1)+P(I,S-1); 
TIMING2(K,S)$(ord(K)GT 1).. TS1(K,S)=G=TS1(K-1,S); 
TIMING3(K,S)$(ord(K)GT 1).. TE1(K,S)=G=TE1(K-1,S); 
TIMING4(K)$(ord(K)GT 2).. TS1(K,'S1')=G=TE1(K-2,'S1'); 
TIMING5(K)$(ord(K)GT 4).. TS1(K,'S2')=G=TE1(K-4,'S2'); 
TIMING6(I,K,S).. TS(I,S)=L=TS1(K,S)+M*(1-YS(I,K,S)); 
TIMING7(I,K,S).. TS(I,S)=G=TS1(K,S)-M*(1-YS(I,K,S)); 
TIMING8(I,K,S).. TS(I,S)+P(I,S)=L=TE1(K,S)+M*(1-YE(I,K,S)) ; 
TIMING9(I,K,S).. TS(I,S)+P(I,S)=G=TE1(K,S)-M*(1-YE(I,K,S)); 
TIMING10(K,S)$(ord(S)GT 1).. TS1(K,S)=G=TE1(K,S-1); 
TIMING11(S).. SUM(I, TS(I,S))=E= SUM(K, TS1(K,S)); 
TIMING12(S).. SUM(I, (TS(I,S)+P(I,S)))=E= SUM(K, TE1(K,S)); 





optca = 0.0001 
optcr =0.0002; 
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MODEL MILP /ALL/; 
SOLVE MILP USING MIP MINIMIZING H; 
DISPLAY YS.L,YE.L,H.L,TS1.L,TE1.L,TS.L; 
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A.2: GAMS file for F21 in the illustrative Example 
SETS 
I orders /O1*O8/ 
I1(I) orders /O1*O8/ 




LK(K)  /K8/ 
LS(S) last stage /S2/ 
 
TABLE P(I,S) Processing time of i in s 
          S1        S2 
o1        11        28 
o2        17        29 
o3        17        31 
o4        9         24 
o5        7         38 
o6        16        37 
o7        13        31 
o8        20        15    ; 
 
SCALAR M The maximum due date of orders /1000/       ; 












POSITIVE VARIABLES YS,  T, SL,YE, TS, CT; 
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ASS1        Assignment1 
ASS2        Assignment2 
ASS3        Assignment3 
ASS4        Assignment4 
ASS5        Assignment5 
ASS6        Assignment6 
ASS7        Assignment7 
TIMING1     Timing1 
TIMING2     Timing2 
TIMING3     Timing3 
TIMING4     Timing4 
TIMING5     Timing5 
TIMING6     Timing6 
TIMING7     Timing7 
TIMING8     Timing8 
TIMING9     Timing9 
TIMING10    Timing10 
OBJ1        Objective1 
OBJ2        Objective2 ; 
 
ASS1(K,S)$(ord(k) GT N(S)).. SUM(I, Y(I,K,S))=L=N(S); 
 
ASS2(I,S).. Y(I,'K8',S)+SUM(K$(ord(k)LT 8), YE(I,K,S))=E=1; 
ASS3(K,S).. SUM(I, YS(I,K,S))=E=1; 
ASS4(I,S).. Y(I,'K1',S)+SUM(K$(ord(k) GT 1), YS(I,K,S))=E=1; 
ASS5(I,S)..  y(i,'k1',s)=e=YS(i, 'k1', s); 
ASS6(I,S)..  y(i,'k8',s)=e=YE(i, 'k8', s); 
ASS7(I,K,S)$(ord(k)GT 1) .. Y(I,K,S)=E=Y(I,K-1,S)+YS(I,K,S)-YE(I,K-1,S); 
TIMING1(I,K,S)$(ord(k)GT 1).. T(I,K,S)=G=T(I,K-1,S)+P(I,S)*YS(I,K,S)-SL(K,S)  ; 
TIMING2(I,S).. T(I,'K1',S)=G=P(I,S)*YS(I,'K1',S)-SL('K1',S)  ; 
TIMING3(I,K,S)$(ord(k)LT 8).. T(I,K,S)=L= P(I,S)*(Y(I,K+1,S)-YS(I,K+1,S)); 
TIMING4(I,K,S).. T(I,K,S)=L= P(I,S)*(Y(I,K,S)-YE(I,K,S)); 
TIMING5(K,S)$(ord(k)GT 1).. TS(K-1,S)+SL(K-1,S)=E=TS(K,S); 
TIMING6(I,K,S).. TS(K,S)=G=CT(I,S)-M*(1-YS(I,K,S)); 
TIMING7(I,K,S).. CT(I,S)=G=TS(K,S)-M*(1-YS(I,K,S)); 
TIMING8(I,S)$(ord(S)GT 1).. CT(I,S)=G=CT(I,S-1)+P(I,S-1); 
TIMING9(K,S)$(ord(S)GT 1).. TS(K,S)=G=TS(K,S-1); 
TIMING10(S).. SUM(I, CT(I,S))=E= SUM(K, TS(K,S)); 




reslim = 5000 
optca = 0.00001 
optcr = 0.00011; 
 
MODEL MILP /ALL/; 
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A.3: GAMS file for F31 in the illustrative Example 
SETS 
 
I     batches /O1*O8/ 
I1(I) batches /O1*O8/ 
S     stages /S1,S2/ 
 
I1I(I1,I)    order i1 can be processed before i  / 
              O1.(O2*O8), O2.(O1,O3*O8), O3.(O1,O2,O4*O8), O4.(O1*O3, O5*O8), 
O5.(O1*O4,O6*O8), O6.(O1*O5,O7,O8), O7.(O1*O6, O8), O8.(O1*O7)  / 
II1(I,I1)    order i can be processed before i1  / 
              O1.(O2*O8), O2.(O1,O3*O8), O3.(O1,O2,O4*O8), O4.(O1*O3, O5*O8), 
O5.(O1*O4,O6*O8), O6.(O1*O5,O7,O8), O7.(O1*O6, O8), O8.(O1*O7)  / 
LS(S)        last stage /S2/ 
 
TABLE P(I,S) Processing time of i on j 
            S1        S2 
o1        11        28 
o2        17        29 
o3        17        31 
o4        9         24 
o5        7         38 
o6        16        37 
o7        13        31 
o8        20        15 ; 
 
SCALAR H The maximum due date of orders /1000/ 
 
VARIABLES 
               X(I,I1,S)  Batch i is processed after order i1 on some unit in stage s 
               T(I,S)     The time when batch i starts processing in stage s 
               OBJ        Objective function; 
POSITIVE VARIABLES T; 
BINARY VARIABLES    X; 
 
EQUATIONS 
ASS1             Assignment1 
ASS2             Assignment2 
ASS3             Assignment3 
SEQUENCING1      Sequence1 
SEQUENCING2      Sequence2 
TIMING1          Timing1 
TIMING2          Timing2 
OBJECTIVE      Minimize makespan; 
  233 
  Appendix A 
 
ASS1(i,i1,s)$ii1(i,i1)..x(i,i1,s)+x(i1,i,s)=l=1; 
ASS2.. sum(i, sum(i1$ii1(i,i1), x(I1,I,'S1')))=e=6; 
ASS3.. sum(i, sum(i1$ii1(i,i1), x(I1,I,'S2')))=e=4; 
SEQUENCING1(I,S).. SUM(I1$I1I(I1,I),X(I1,I,S))=L=1; 
SEQUENCING2(I,S).. SUM(I1$II1(I,I1),X(I,I1,S))=L=1; 
TIMING1(I,S)$(ord(S) GT 1).. T(I,S)=G=T(I,S-1)+P(I,s-1); 
TIMING2(I,I1,S)$II1(I,I1).. H*(1-X(I,I1,S))+T(I1,S)=G=T(I,S)+P(I,s); 
OBJECTIVE(I,S)$LS(S) ..   OBJ=G=T(I,S)+P(I,S); 
 
OPTIONS 
reslim = 5000 
optca = 0.00001 
optcr = 0.00011; 
 
MODEL MILP /ALL/; 
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B.1: Proof for the binary nature of 0-1 continuous variables in M4S 
 
First, ysijks makes zsjks binary from eq. 5.16. 
Using yeij0s = ycij0s = 0 in eq. 5.17 gives ycij1s + yeij1s = ysij0s. Thus, we only need to 
prove that one of ycij1s and yeij1s is binary. If ysij0s = 0, then yeij1s = ycij1s = 0, so yeij1s and 
ycij1s are obviously binary. If ysij0s = 1, then eq. 5.16 gives zsj0s = 1 and ysi′j0s = 0 for i′ ≠ i. 
Consequently, yci'j1s = yei'j1s = 0 from eq. 5.17, and ycij1s + zsj1s = 1 from eq. 5.19. The latter 
makes ycij1s binary, so we have proved that yeij1s and ycij1s are binary. 
Now, assume that ycij(k–1)s and yeij(k–1)s are already binary. Eqs. 5.16, 5.17, and 5.19 
tell us that ycijks + yeijks is binary. Again, we only need to prove that one of them is binary. 
If ycijks + yeijks = 0, then this holds trivially. If not, we have ycijks + yeijks = 1. This occurs 
for P1: ycij(k–1)s = 0 and yeij(k–1)s = 1, and P2: ycij(k–1)s = 1 and yeij(k–1)s = 0. 
P1 (ycij(k–1)s = 0 and yeij(k–1)s = 1): Since a non-empty batch cannot start and finish 
at the same instance, yeij(k−1)s = 1 implies ysij(k−1)s = 0. Then, eq. 5.17 gives us ycijks = yeijks 
= 0. Thus, ycijks and yeijks are binary. 
P2 (ycij(k–1)s = 1 and yeij(k–1)s =  0): From eqs. 5.16 and 5.19, we have ysij(k−1)s = 
zsj(k−1)s = 0. This also means that ysi′j(k−1)s = yci′j(k−1)s = 0 for i′ ≠ i. Consequently, yci'jks = 
yei'jks = 0 from eq. 5.17, and ycijks + zsjks = 1 from eq. 5.19. The latter makes ycij1s binary, so 
we have proved that yeij1s and ycij1s are binary. Furthermore, from eqs. 5.18, we have zsjks 
= yeijks. Since zsjks is binary, yeijks and ycijks are also binary. 
Thus, if ysijks is binary, then zsjks, yeijks, and ycijks are all binary for all k. 
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B.2: GAMS file for M4UF in Example 1 
 
SETS 
I orders /O1*O11/ 
I1(I) orders /O1*O11/ 
J units /J1*J4/ 
J1(j)   units /J1*J4/ 
K slots  /K1*K11/ 
K1(K) slots/K1*K11/ 
S stages /S1*S2/ 
 
JS(J,S) units on each stage / 
        (J1*J2).S1, (J3*J4).S2  / 
ls(s)   last s/s2/ 
lk(k)   last k /k11/ ; 
 
TABLE P(I,J) Processing time of i on j 
             J1        J2       J3        J4 
O1        14       17       21        26 
O2        5         4         17        24 
O3        8        11        29        26 
O4        16       20       18        20 
O5        12       4         25        24 
O6        17       14       23        20 
O7        22       6         21        19 
O8        7          8        17        17 
O9         22       5        22        18 
O10       17       8        20        23 








S2 0 / 
 
SCALAR M The maximum due date of orders /500/ 
 
VARIABLES 
Z(I,J,K,S)  Assignment of order i of stage s to unit j at slot k 
u(J,K)       The slot k on unit j is not empty 
T1(J,K)     The end time of slot k on unit j 
T3(i,s)     The start time of slot k on unit j 
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H             Makespan; 
 
POSITIVE VARIABLES T1,T3; 





ASSIGNMENT1      Assignment1 
ASSIGNMENT2      Assignment2 
ASSIGNMENT3      Assignment3 
TIMING1          Timing1 
TIMING2          Timing2 
TIMING3          Timing3 
TIMING4          Timing4 
TIMING5          Timing5 




ASSIGNMENT1(I,S).. SUM(J$JS(J,S), SUM(K,yz(I,J,K,S)))=E=1; 
ASSIGNMENT2(J,K,s)$js(j,s).. SUM(i,yz(I,J,K,S))=e=u(J,K); 
ASSIGNMENT3(J,K)$(ord(K) GT 1 ).. u(J,K-1)=G=u(J,K); 
TIMING1(J,K)$(ord(K)GT 1).. T1(J,K)=G=T1(J,K- 
1)+SUM((I,S)$JS(J,S),P(I,J)*YZ(I,J,K,S)); 
TIMING2(I,S)$(ord(S)GT 1).. T3(I,S)=G=T3(I,S-1)+  
SUM(J$JS(J,S),sum(k,P(I,J)*yZ(I,J,k,S))); 
TIMING3(I,S)$(ord(S)EQ 1)..  T3(I,S) =G=SUM(J$JS(J,S),sum(k,P(I,J)*yZ(I,J,k,S))); 




OBJ1(I,s)$LS(S) .. H=G=T3(I,S) ; 




optca = 0.000001 
optcr =0.00002; 
 
MODEL MILP /ALL/; 
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B.3: GAMS file for M4VF in Example 1 
 
SETS 
I orders /O1*O11/ 
I1(I) orders /O1*O11/ 
J units /J1*J4/ 
J1(j)   units /J1*J4/ 
K slots  /K1*K11/ 
K1(K) slots/K1*K11/ 
S stages /S1*S2/ 
 
JS(J,S)      units on each stage /(J1*J2).S1, (J3*J4).S2  / 
ls(s)        last s/s2/ 
lk(k)    last k /k11/; 
 
TABLE P(I,J) Processing time of i on j 
             J1        J2       J3        J4 
O1        14       17       21        26 
O2        5         4         17        24 
O3        8        11        29        26 
O4        16       20       18        20 
O5        12       4         25        24 
O6        17       14       23        20 
O7        22       6         21        19 
O8        7          8        17        17 
O9         22       5        22        18 
O10       17       8        20        23 





S2 4 / 
PMIN2(S)/ 
S1 17 
S2 0 / 
 
SCALAR M The maximum due date of orders /500/ 
 
VARIABLES 
         Z(I,J,K,S)  Batch i exit at slot k on unit j in stage s 
         y(J,K)      The slot k on unit j is empty 
         T1(J,K)     The end time of slot k on unit j 
         T3(i,s)     The time that batch i exits stage s 
         H           Makespan   ; 
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POSITIVE VARIABLES T1,T3; 





ASSIGNMENT1      Assignment1 
ASSIGNMENT2      Assignment2 
ASSIGNMENT3      Assignment3 
TIMING1          Timing1 
TIMING2          Timing2 
TIMING3          Timing3 
TIMING4          Timing4 
TIMING5          Timing5 
TIMING6          Timing6 
OBJ1             Objective1 
OBJ2             Objective2; 
 
ASSIGNMENT1(I,S).. SUM(J$JS(J,S), SUM(K,yz(I,J,K,S)))=E=1; 
ASSIGNMENT2(J,K,s)$js(j,s).. SUM(i,yz(I,J,K,S))+y(J,K)=e=1; 
ASSIGNMENT3(J,K)$(ord(K) GT 1 ).. y(J,K-1)=l=y(J,K); 
TIMING1(J,K)$(ord(K)GT 1).. T1(J,K)=G=T1(J,K-
1)+SUM((I,S)$JS(J,S),P(I,J)*YZ(I,J,K,S)); 
TIMING2(I,S)$(ord(S)GT 1).. T3(I,S)=G=T3(I,S-1)+ 
SUM(J$JS(J,S),sum(k,P(I,J)*yZ(I,J,k,S))); 
TIMING3(I,S)$(ord(S)EQ 1)..  T3(I,S) =G=SUM(J$JS(J,S),sum(k,P(I,J)*yZ(I,J,k,S))); 




OBJ1(I,s)$LS(S) .. H=G=T3(I,S) ; 




optca = 0.000001 
optcr =0.00002; 
 
MODEL MILP /ALL/; 
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B.4: GAMS file for M3UF in Example 1 
 
SETS 
I orders /O1*O11/ 
I1(I) orders /O1*O11/ 
J units /J1*J4/ 
J1(j)   units /J1*J4/ 
K slots  /K1*K11/ 
K1(K) slots/K1*K11/ 
S stages /S1*S2/ 
 
JS(J,S) units on each stage / 
        (J1*J2).S1, (J3*J4).S2  / 
ls(s)   last s/s2/ 
lk(k)   last k /k11/ ; 
 
TABLE P(I,J) Processing time of i on j 
             J1        J2       J3        J4 
O1        14       17       21        26 
O2        5         4         17        24 
O3        8        11        29        26 
O4        16       20       18        20 
O5        12       4         25        24 
O6        17       14       23        20 
O7        22       6         21        19 
O8        7          8        17        17 
O9         22       5        22        18 
O10       17       8        20        23 








S2 0 / 
 
SCALAR M The maximum due date of orders /500/ 
VARIABLES 
Y(I,K,S)       Batch i exit at slot k in stage s 
Z(I,J,S)       Batch i is processed on unit j in stage s 
YZ(I,J,K,S)    Batch i exit at slot k on unit j in stage s 
u(j,k,s)       Slot k on unit j in stage s is empty 
T1(J,K)        The time for slot k on unit j 
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T3(I,S)        The time for batch i exit stage s 
H              Makespan; 
POSITIVE VARIABLES T1, T3,YZ, u; 





ASS1      Assignment1 
ASS2      Assignment1 
ASS3      Assignment1 
ASS4      Assignment1 
ASS5      Assignment1 
ASS6      Assignment1 
TIMING1   Timing1 
TIMING2   Timing1 
TIMING3   Timing1 
TIMING4   Timing1 
TIMING5   Timing1 
TIMING6   Timing1 
OBJ1      Objective1 
obj3      Objective2; 
 








TIMING2(I,S)$(ord(S)GT 1).. T3(I,S)=G=T3(I,S-1)+ SUM(J$JS(J,S),P(I,J)*Z(I,J,S)); 
TIMING3(I,S)$(ord(S)EQ 1)..  T3(I,S) =G=SUM(J$JS(J,S),P(I,J)*Z(I,J,S)); 




OBJ1(I,s)$LS(S) .. H=G=T3(I,S) ; 




optca = 0.0001 
optcr =0.0002; 
MODEL MILP /ALL/; 
SOLVE MILP USING  MIP MINIMIZING H; 
DISPLAY Y.L,Z.L,YZ.L,H.L,T1.L,T3.L; 
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APPENDIX C: Chapter 6 
C.1: MILP model for the scheduling of the hybrid plant example 
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C.2: GAMS file for MUSL in Example I1 
 
SETS 
I orders /O1*O6/ 
I1(I) orders /O1*O6/ 




LK(K)  /K6/ 
LS(S) last stage /S3/ 
 
TABLE P(I,S) Processing time of i in s 
          s1        s2 
o1        11        22 
o2        10        24 
o3        28        23 
o4        14        20 
o5        11        21 
o6        21        17 ; 
 
SCALAR M The maximum due date of orders /1000/       ; 
table PTMIN11(I,S) 
          s2        s1 
o1        11        0 
o2        10        0 
o3        28        0 
o4        14        0 
o5        11        0 
o6        21        0; 
table PTMIN12(I,S) 
          s2       s1 
o1        0        22 
o2        0        24 
o3        0        23 
o4        0        20 
o5        0        21 
o6        0        17 ; 
 
VARIABLES 
YS(I,K,S)    Batch i start at slot k in stage s 
TS1(K,S)     The time at which slot k in stage s 
TS(I,S)      The time at which bathc i exits stage s 
H            Makespan; 
POSITIVE VARIABLES TS1,TS; 
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BINARY VARIABLES  YS; 
 
EQUATIONS 
ASS1         Assignment1 
ASS2         Assignment1 
ASS3         Assignment1 
ASS4         Assignment1 
TIMING1      Timing1 
TIMING2      Timing2 
TIMING3      Timing3 
TIMING4      Timing4 
TIMING5      Timing5 
TIMING6      Timing6 
TIMING7      Timing7 
TIMING8      Timing8 
OBJ1         Objective1 




ass3(i,k)$(ord(K)LT 4 ).. SUM(K1$(ord(K1)le  
ord(K)),YS(I,K1,'S2'))+SUM(K2$(ord(K2)ge (ord(K)+2)), YS(I,K2,'S1'))=L=1; 
ass4(i,k)$(ord(K)LT 4 ).. SUM(K1$(ord(K1)le  
ord(K)),YS(I,K1,'S3'))+SUM(K2$(ord(K2)ge (ord(K)+2)), YS(I,K2,'S2'))=L=1; 
TIMING1(I,S)$(ord(S)GT 1).. TS(I,S)=G=TS(I,S-1)+P(I,S-1); 
TIMING2(K,S)$(ord(K)GT 1).. TS1(K,S)=G=TS1(K-1,S); 
TIMING3(K)$(ord(K)GT 2).. TS1(K,'S1')=G=TS1(K-2,'S2'); 
TIMING4(K)$(ord(K)GT 2).. TS1(K,'S2')=G=TS1(K-2,'S3'); 
TIMING5(I,K,S).. TS(I,S)=L=TS1(K,S)+M*(1-YS(I,K,S)); 
TIMING6(I,K,S).. TS(I,S)=G=TS1(K,S)-M*(1-YS(I,K,S)); 
TIMING7(S).. SUM(I, TS(I,S))=E= SUM(K, TS1(K,S)); 
TIMING8(K,s)$(ord(S)gt 1) .. TS1(K,S)=G= SUM(I,PTMIN11(I,S)*YS(I,K,S)); 
obj1(I,S)$LS(S).. H=G=TS(I,S); 




optca = 0.0001 
optcr =0.0002; 
MODEL MILP /ALL/; 
SOLVE MILP USING rMIP MINIMIZING H; 
DISPLAY YS.L, H.L,TS1.L, TS.L; 
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C.3: GAMS file for MUSQ1 in Example I1 
 
SETS 
I orders /O1*O6/ 
I1(I) orders /O1*O6/ 
S stages /S1,S2/ 
I1I(I1,I)    order i1 can be processed before i  / 
O1.(O2*O6), O2.(O1,O3*O6), O3.(O1,O2,O4*O6), O4.(O1*O3, O5*O6), 
O5.(O1*O4,O6), O6.(O1*O5)  / 
II1(I,I1)    order i1 can be processed before i  / 
O1.(O2*O6), O2.(O1,O3*O6), O3.(O1,O2,O4*O6), O4.(O1*O3, O5*O6), 
O5.(O1*O4,O6), O6.(O1*O5)  / 
LS(S)        last stage /S2/ 
TABLE P(I,S) Processing time of i on j 
          s1        s2 
o1        11        22 
o2        10        24 
o3        28        23 
o4        14        20 
o5        11        21 
o6        21        17 ; 
table pmin2(i,s) 
          s2       s1 
o1        0        22 
o2        0        24 
o3        0        23 
o4        0        20 
o5        0        21 
o6        0        17 ; 
table pmin1(i,s) 
          s2        s1 
o1        11        0 
o2        10        0 
o3        28        0 
o4        14        0 
o5        11        0 
o6        21        0 ; 
 
SCALAR H The maximum due date of orders /1000/ 
VARIABLES 
X(I1,I,S)  Batch i is processed after order i1 on some unit in stage s 
T(I,S)     The time when order i starts processing in stage s 
OBJ        Makespan ; 
POSITIVE VARIABLES T; 
BINARY VARIABLES    X; 
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EQUATIONS 
ASS1        Assignment1 
ASS2        Assignment2 
ASS3        Assignment3 
ASS4        Assignment4 
ASS5        Assignment5 
TIMING1     Timing1 
TIMING2     Timing2 
timing3     Timing3 
timing4     Timing4 
OBJ1        Objective1 
OBJ2        Objective2 ; 
 
ASS1(i,i1,s)$ii1(i,i1)..x(i,i1,s)+x(i1,i,s)=l=1; 
ASS2.. sum(i, sum(i1$ii1(i,i1), x(I1,I,'S1')))=e=4; 
ASS3.. sum(i, sum(i1$ii1(i,i1), x(I1,I,'S2')))=e=4; 
ASS4(I,S).. SUM(I1$I1I(I1,I),X(I1,I,S))=L=1; 
ASS5(I,S).. SUM(I1$II1(I,I1),X(I,I1,S))=L=1; 
TIMING1(I,S)$(ord(S) GT 1).. T(I,S)=g=T(I,S-1)+P(I,s-1); 
TIMING2(I,I1,S)$(II1(I,I1)and(ord(S) GT 1)).. H*(1-X(I,I1,S-1))+T(I1,S-1)=G=T(I,S); 
TIMING3(I,I1,S)$(II1(I,I1)and ls(s)).. H*(1-X(I,I1,S))+T(I1,S)=G=T(I,S)+P(I,s); 
TIMING4(i,s)..t(i,s)=g=sum(i1$i1i(i1,i),x(i1,i,s)*(p(i1,s)+pmin1(i1,s))); 
OBJ1(I,S)$LS(S) ..   OBJ=G=T(I,S)+P(I,S); 
OBJ2(i,s).. OBJ=g=t(i,s)+p(i,s)+sum(i1$ii1(i,i1),x(i,i1,s)*(p(i1,s)+pmin2(i1,s))) ; 
OPTIONS 
reslim = 5000 
optca = 0.00001 
optcr = 0.00011; 
 
MODEL MILP /ALL/; 
SOLVE MILP USING MIP MINIMIZING OBJ; 
DISPLAY T.L,x.l,OBJ.L; 
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C.4: GAMS file for MUSQ2 in Example I1 
 
SETS 
I orders /O1*O6/ 
I1(I) orders /O1*O6/ 
S stages /S1,S2/ 
I1I(I1,I)    order i1 can be processed before i  / 
O1.(O2*O6), O2.(O1,O3*O6), O3.(O1,O2,O4*O6), O4.(O1*O3, O5*O6), 
O5.(O1*O4,O6), O6.(O1*O5)  / 
II1(I,I1)    order i1 can be processed before i  / 
O1.(O2*O6), O2.(O1,O3*O6), O3.(O1,O2,O4*O6), O4.(O1*O3, O5*O6), 
O5.(O1*O4,O6), O6.(O1*O5)  / 
LS(S)        last stage /S2/ 
TABLE P(I,S) Processing time of i on j 
          s1        s2 
o1        11        22 
o2        10        24 
o3        28        23 
o4        14        20 
o5        11        21 
o6        21        17 ; 
table pmin2(i,s) 
          s2       s1 
o1        0        22 
o2        0        24 
o3        0        23 
o4        0        20 
o5        0        21 
o6        0        17 ; 
table pmin1(i,s) 
          s2        s1 
o1        11        0 
o2        10        0 
o3        28        0 
o4        14        0 
o5        11        0 
o6        21        0 ; 
 
SCALAR H The maximum due date of orders /1000/ 
VARIABLES 
X(I1,I,S)  Batch i is processed after order i1 on some unit in stage s 
T(I,S)     The time when order i starts processing in stage s 
OBJ        Makespan ; 
POSITIVE VARIABLES T; 
BINARY VARIABLES    X; 
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EQUATIONS 
ASS1        Assignment1 
ASS2        Assignment2 
ASS3        Assignment3 
ASS4        Assignment4 
ASS5        Assignment5 
TIMING1     Timing1 
TIMING2     Timing2 
timing3     Timing3 
OBJ1        Objective1 
OBJ2        Objective2 ; 
 
ASS1(i,i1,s)$ii1(i,i1)..x(i,i1,s)+x(i1,i,s)=l=1; 
ASS2.. sum(i, sum(i1$ii1(i,i1), x(I1,I,'S1')))=e=4; 
ASS3.. sum(i, sum(i1$ii1(i,i1), x(I1,I,'S2')))=e=4; 
ASS4(I,S).. SUM(I1$I1I(I1,I),X(I1,I,S))=L=1; 
ASS5(I,S).. SUM(I1$II1(I,I1),X(I,I1,S))=L=1; 
TIMING1(I,S)$(ord(S) GT 1).. T(I,S)=g=T(I,S-1)+P(I,s-1); 
TIMING2(I,I1,S)$(II1(I,I1)and(ord(S) GT 1)).. H*(1-X(I,I1,S-1))+T(I1,S-1)=G=T(I,S); 
TIMING3(I,I1,S)$(II1(I,I1)and ls(s)).. H*(1-X(I,I1,S))+T(I1,S)=G=T(I,S)+P(I,s); 
OBJ1(I,S)$LS(S) ..   OBJ=G=T(I,S)+P(I,S); 




reslim = 5000 
optca = 0.00001 
optcr = 0.00011; 
 
MODEL MILP /ALL/; 
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C.5: GAMS file for M3N in Example N1 
 
SETS 
I orders /O1*O11/ 
I1(I) orders /O1*O11/ 
J units /J1*J4/ 
J1(j)   units /J1*J4/ 
K slots  /K1*K11/ 
K1(K) slots/K1*K11/ 
S stages /S1*S2/ 
 
JS(J,S)      units on each stage / 
            (J1*J2).S1, (J3*J4).S2  / 
ls(s)        last s/s2/ 
lk(k)    last k /k11/; 
TABLE P(I,J) Processing time of i on j 
          J1       J2       J3        J4 
O1        14       17       21        26 
O2        5        4        17        24 
O3        8        11       29        26 
O4        16       20       18        20 
O5        12       4        25        24 
O6        17       14       23        20 
O7        22       6        21        19 
O8        7        8        17        17 
O9        22       5        22        18 
O10       17       8        20        23 








SCALAR M The maximum due date of orders /500/ 
VARIABLES 
Z(I,J,K,S)  Batch i process at slot k on unit j stage s 
u(J,K)      The slot k on unit j is NOT empty 
T1(J,K)     The end time of slot k on unit j 
T3(i,s)     The time of batch i exit stage s 
H           Makespan   ; 
POSITIVE VARIABLES T1,T3; 
BINARY VARIABLES  Yz; 
u.up(j,k)=1; 
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u.lo(j,k)=0; 
EQUATIONS 
ASSIGNMENT1      Assignment1 
ASSIGNMENT2      Assignment2 
ASSIGNMENT3      Assignment3 
TIMING1          Timing1 
TIMING2          Timing2 
TIMING3          Timing3 
TIMING4          Timing4 
TIMING5          Timing5 
TIMING6          Timing6 
TIMING7          Timing7 
OBJ1             Objective1 
OBJ2             Objective2  ; 
ASSIGNMENT1(I,S).. SUM(J$JS(J,S), SUM(K,yz(I,J,K,S)))=E=1; 
ASSIGNMENT2(J,K,s)$js(j,s).. SUM(i,yz(I,J,K,S))=e=u(J,K); 
ASSIGNMENT3(J,K)$(ord(K) GT 1 ).. u(J,K-1)=g=u(J,K); 
TIMING1(J,K)$(ord(K)GT 1).. T1(J,K)=G=T1(J,K-
1)+SUM((I,S)$JS(J,S),P(I,J)*YZ(I,J,K,S)); 
TIMING2(I,S)$(ord(S)GT 1).. T3(I,S)=G=T3(I,S-1)+ 
SUM(J$JS(J,S),sum(k,P(I,J)*yZ(I,J,k,S))); 
TIMING3(I,S)$(ord(S)EQ 1)..  T3(I,S) =G=SUM(J$JS(J,S),sum(k,P(I,J)*yZ(I,J,k,S))); 
TIMING4(J,K,S)$( JS(J,S)AND (ord(K)EQ 1)).. T1(J,K)=G=SUM(I,(P(I,J))*YZ(I,J,K,S)) 
+PMIN1(S) ; 
TIMING5(I,K,j,S)$(js(j,s)and (ord(s)eq 1) ).. T3(I,S)=G=T1(j,K)-M*(1-Yz(I,j,K,S)); 
TIMING6(I,K,j,S)$js(j,s).. T3(I,S)=L=T1(j,K)+M*(1-Yz(I,j,K,S)); 
TIMING7(I,K,j,S)$(js(j,s)AND (ORD(S)GT 1)).. T3(I,S-1)=G=T1(j,K-1)-M*(1-
Yz(I,j,K,S)); 
OBJ1(I,s)$LS(S) .. H=G=T3(I,S) ; 




optca = 0.000001 
optcr =0.00002; 
MODEL MILP /ALL/; 
SOLVE MILP USING MIP MINIMIZING H; 
DISPLAY yz.L,u.l,T1.L,T3.L,H.L; 
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C.6: GAMS file for M4N in Example N1 
 
SETS 
I orders /O1*O11/ 
I1(I) orders /O1*O11/ 
J units /J1*J4/ 
J1(j)   units /J1*J4/ 
K slots  /K1*K11/ 
K1(K) slots/K1*K11/ 
S stages /S1*S2/ 
 
JS(J,S)      units on each stage / 
            (J1*J2).S1, (J3*J4).S2  / 
ls(s)        last s/s2/ 
lk(k)    last k /k11/; 
TABLE P(I,J) Processing time of i on j 
          J1       J2       J3        J4 
O1        14       17       21        26 
O2        5        4        17        24 
O3        8        11       29        26 
O4        16       20       18        20 
O5        12       4        25        24 
O6        17       14       23        20 
O7        22       6        21        19 
O8        7        8        17        17 
O9        22       5        22        18 
O10       17       8        20        23 








SCALAR M The maximum due date of orders /500/ 
VARIABLES 
Y(I,K,S)       Batch i exit at slot k in stage s 
Z(I,J,S)       Batch i is processed on unit j in stage s 
YZ(I,J,K,S)    Batch i exit at slot k on unit j in stage s 
T1(J,K)        The time for slot k on unit j 
T3(I,S)        The time for batch i exit stage s 
H              Makespan    ; 
POSITIVE VARIABLES T1, T3,YZ; 
BINARY VARIABLES  Z,Y; 
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EQUATIONS 
ASS1           Assignment1 
ASS2           Assignment2 
ASS3           Assignment3 
ASS4           Assignment4 
ASS5           Assignment5 
TIMING1        Timing1 
TIMING2        Timing1 
TIMING3        Timing1 
TIMING4        Timing1 
TIMING5        Timing1 
TIMING6        Timing1 
TIMING7        Timing1 
OBJ1           Objective1 









TIMING2(I,S)$(ord(S)GT 1).. T3(I,S)=G=T3(I,S-1)+ SUM(J$JS(J,S),P(I,J)*Z(I,J,S)); 
TIMING3(I,S)$(ord(S)EQ 1)..  T3(I,S) =G=SUM(J$JS(J,S),P(I,J)*Z(I,J,S)); 
TIMING4(J,K,S)$( JS(J,S)AND (ord(K)EQ 1)).. T1(J,K)=G=SUM(I,(P(I,J))*YZ(I,J,K,S)) 
+PMIN1(S)   ; 
TIMING5(I,K,j,S)$(js(j,s)AND (ORD(S)GT 1)).. T3(I,S-1)=G=T1(j,K-1)-M*(1-
Yz(I,j,K,S)); 
TIMING6(I,K,j,S)$(js(j,s)and (ord(s)eq 1)).. T3(I,S)=G=T1(j,K)-M*(1-Yz(I,j,K,S)); 
TIMING7(I,K,j,S)$js(j,s).. T3(I,S)=L=T1(j,K)+M*(1-Yz(I,j,K,S)); 
OBJ1(I,s)$LS(S) .. H=G=T3(I,S) ; 




optca = 0.0001 
optcr =0.0002; 
MODEL MILP /ALL/; 





   
APPENDIX D: Chapter 7 
D.1: Proof for the binary nature of 0-1 continuous variables in MIUUR 
First, we consider the case in any stage s. ysiks will equal to 1 at a specific slot (we assume 
slot k+1) from eq. 7.2a. Since ysi(k+1)s = 1, eq. 7.4a gives yciks = 0 so that eq. 7.3b gives 
yci(k+1)s + yei(k+1)s = 1.  
When yei(k+1)s = 1 and yci(k+1)s = 0, eq. 7.3b at the next slot becomes yci(k+2)s + 
yei(k+2)s = 0. Obviously, yci(k+2)s= 0 and yci(k+3)s= yci(k+4)s=……= yciKs=0 similarly. 
When yei(k+1)s = 0 and yci(k+1)s = 1, we have yci(k+2)s + yei(k+2)s = 1 which will happen 
following the next slots until batch i exit at one slot point (the situation we discussed 
above). 
Hence, yci(k+1)s is always binary during the above process for the slots behind slot k 
and yei(k+1)s will equal to 1 at one of these slots from eq. 7.2b. In the following part, we 
consider the situation in the slots before slot point k. 
Also because ysi(k+1)s = 1, yciks = 0, and yeiks = 0 so that ysi(k–1)s = 0, eq. 7.3b gives 
yci(k–1)s = 0 directly. Similarly, yci1s = yci2s =……= yci(k–2)s =0. 
Thus, yciks is binary always for any batch in any stage if ysiks and yeiks are binary.  
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D.2: GAMS file for MIUUR in Example 1 
SETS 
I orders /O1*O7/ 




LS(S) last stage /S3/ 
TABLE P(I,S) Processing time of i in s 
          s1        s2        s3 
o1        26        34        28 
o2        25        24        23 
o3        33        22        35 
o4        29        45        27 
o5        16        21        16 
o6        26        42        22 
o7        42        51        44 ; 
TABLE u(I,S) Processing time of i in s 
         s1        s2       s3 
o1        1        1        2 
o2        2        5        2 
o3        1        4        2 
o4        1        2        1 
o5        3        3        1 
o6        1        3        4 
o7        2        3        1   ; 
 







MS      ; 
POSITIVE VARIABLES Y,T,SL; 









   


































ASS3(I,K,S)$((ORD(K)gt 1)).. Y(I,K,S)=E=Y(I,K-1,S)+YS(I,K,S)-YE(I,K,S); 
ass31(i,s).. y(i,'k1',s)=e=ys(i,'k1',s)-ye(i,'k1',s); 
ASS41(K)$((ORD(K)LT 8)).. SUM(I, (Y(I,K,'S1')+YS(I,K+1,'S1')))=L=2; 
ass41a.. SUM(I, YS(I,'K1','S1'))=L=2; 
ASS42(K)$((ORD(K)LT 8)).. SUM(I, (Y(I,K,'S2')+YS(I,K+1,'S2')))=L=3; 
ass42a.. SUM(I, YS(I,'K1','S2'))=L=3; 
ASS43(K)$((ORD(K)LT 8)).. SUM(I, (Y(I,K,'S3')+YS(I,K+1,'S3')))=L=2; 
ass43a.. SUM(I, YS(I,'K1','S3'))=L=2; 





timing11(i,s).. t(i,'k1',s)=g= P(I,S)*YS(I,'K1',S)-SL('K1'); 
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TIMING2(I,K,S).. T(I,K,S)=L=P(I,S)*Y(I,K,S); 
utility1(k)$((ORD(K)LT 8)).. sum((i,s),u(i,s)*(Y(I,K,S)+YS(I,K+1,S)))=l=8; 
utility2.. sum((i,s),u(i,s)*YS(I,'K1',S))=l=8; 




optca = 0.0001 
optcr =0.00002; 
MODEL MILP /ALL/; 
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D.3: GAMS file for MIUUS in Example 7 
SETS 
 
I orders /O1*O7/ 
I1(I) orders /O1*O7/ 




LK(K)  /K5/ 
LS(S) last stage /S3/ 
I1I(I1,I)    order i1 can be processed before i  / 
              O1.(O2*O7), O2.(O1,O3*O7), O3.(O1,O2,O4*O7), O4.(O1*O3, O5*O7), 
O5.(O1*O4,O6,o7), O6.(O1*O5,o7), o7.(o1*o6)  / 
 
II1(I,I1)    order i1 can be processed before i  / 
              O1.(O2*O7), O2.(O1,O3*O7), O3.(O1,O2,O4*O7), O4.(O1*O3, O5*O7), 
O5.(O1*O4,O6,o7), O6.(O1*O5,o7), o7.(o1*o6)  / 
TABLE P(I,S) Processing time of i in s 
          s1        s2        s3 
o1        26        34        28 
o2        25        24        23 
o3        33        22        35 
o4        29        45        27 
o5        16        21        16 
o6        26        42        22 
o7        42        51        44   ; 
table pmin1(i,s) 
          s1        s2       s3 
o1        0        26        60 
o2        0        25        49 
o3        0        33        55 
o4        0        29        74 
o5        0        16        37 
o6        0        26        68 
o7        0        42        93   ; 
table pmin2(i,s) 
          s1        s2        s3 
o1        62        28        0 
o2        47        23        0 
o3        57        35        0 
o4        72        27        0 
o5        37        16        0 
o6        64        22        0 
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o7        95        44        0   ; 
PARAMETER u(I) Processing time of i in s 
/O1 1, O2 5, O3 4, O4 2, O5 3, O6 3, O7 3/ ; 













POSITIVE VARIABLES Y,T,SL,tt,ts; 































   












ASS3(I,K)$((ORD(K)LT 5)).. Y(I,K+1)=E=Y(I,K)+YS(I,K+1)-YE(I,K+1); 
 










utility(k)$((ORD(K)LT 5)).. sum((i),u(i)*(Y(I,K)+YS(I,K+1)))=l=5; 
utility1.. sum(i,u(i)*YS(I,'K1'))=l=5; 
 








con41.. sum(i, sum(i1$ii1(i,i1), x1(I1,I)))=e=5; 
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reslim =5000 
optca = 0.0001 
optcr =0.00002; 
MODEL MILP /ALL/; 
SOLVE MILP USING MIP MINIMIZING OBJ; 
DISPLAY Y.L,YS.L,YE.L,T.L,X1.L, X3.L,TS.L, TT.L, sl.L; 
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APPENDIX E: Chapter 8 
Impact of Different Index Sequences in Constraints in GAMS Programs 
We change the sequence of indices in constraints (ASS1, SEQUENCING1, 
SEQUENCEING2, TIMING1, and TIMING2) in A.3 (Example 9.1) one by one. We keep 
all the other parts in the program untouched each time. The details on these modifications 
and corresponding solution statistics (CPU times and nodes) are shown in the following 
table. 






Time (s) Nodes 
i,s,i1 17.59 54163 ASS1 
s,i,i1 14.45 54643 
SEQUENCING1 s,i 12.05 45032 
SEQUENCING2 s,i 12.05 44683 
TIMING1 s,i 11.55 44929 
i,s,i1 10.61 41280 TIMING2 
s,i,i1 14.19 55333 
 
Note that the original program for Example 9.1 uses 12.00 s and 44929 nodes. 
From the above table, we see that the most nodes required for this problem is 55333, 
which is 34% more than the fewest, which is 41280. The slowest solution uses 66% more 
CPU time than the fastest (17.59 s vs. 10.61 s). Hence, even a slight modification in 
GAMS programs may lead to huge differences in model performance. Even more 
significant could be the effect of changing the sequences of constraints, which we have not 
looked into. 
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